
Memory Hierarchy: Basics

Hung-Wei Tseng

Recap: von Neumann architecture




Storage

What percentage of "English words" from the dictionary do you think someone has to know for their everyday life?



Wealth by wealth percentile group



Top 10% own 67% of the wealth in the U.S.

Microsoft's CEO: 80-20 Rule Applies To Bugs, Not Just Features

BY PAULA ROONEY ►

OCTOBER 03, 2002, 03:56 PM EDT

Microsoft

One common adage in the IT industry is that 80 percent of all end users generally use only 20 percent of a software application's features.


In recent months, Microsoft has learned that 80 percent of the errors and crashes in Windows and Office are caused by 20 percent of the entire pool of bugs detected, and that more than 50 percent of the headaches derive from a mere 1 percent of all flawed code.

In an e-mail update sent out broadly to enterprise customers on Oct. 2, Microsoft CEO Steve Ballmer highlighted bitter peoples being made on the company's Trustworthy Computing initiative, an effort one love by not benegrate Jatuary Computing initiative, an effort one by not be part of the forthcoming window Het San viscosity. The forthcoming window Het San viscosity are a result of an error-reporting facility embedded in Office and Window San Charletter and will be part of the forthcoming Window Het San viscosity.

Al Overview

Learn more

Native English speakers use aroun \$2,000-3,000 plords in daily life, which account for about 80% of their communication. These words include common verbs like "eat," "sleep," "work," "talk," and "walk," as well as pronouns like "l," "you," "he," and "she," and basic nouns like "house," "car," "food," and "water". The most commonly used words in English are "the," "be," and "to".



Daily Used English Words: List of 100+ Most Common Words

May 6, 2024 — Words used in daily life often include common verbs like...

Show more 💙

With 2,500 to 3,000 words, you can understand 90% of everyday English conversations, English newspaper and magazine articles, and English used in the workplace.



Al Overview

The number of words in an English dictionary depends on the diction whether it includes obsolete words, combinations, and phrases:

Oxford English Dictionary

The second edition of this 20-volume dictionary includes 171,476 words in a 47,156 obsolete words, and around 9,500 derivative words. It also includes a combinations and derivatives, and 169,000 phrases and combinations, for a over 600,000 word forms. The dictionary is updated annually to include new and new meanings for existing words.

Webster's Third New International Dictionary

This dictionary, along with its 1993 Addenda Section, includes around 470,0 entries.

to understand 90% of conversations


Outline

- The memory-wall problem
- The "predictable" code behavior
- Designing a cache that captures the predictability

Modern DRAM performance

					_				
SDRAM					DDR				
Data Rate MT/s	Bandwidth GB/s	CAS (clk)	Latency (ns)	Year	Data Rate MT/s	Bandwidth GB/s	CAS (clk)	Latency (ns)	Year
100	0.80	3	24.00	1992	400	3.20	5	25.00	1998
133	1.07	3	22.50		667	5.33	5	15.00	
					800	6.40	6	15.00	
		DDR 2					DDR 3		
400	3.20	5	25.00	2003	800	6.40	6	15.00	2007
667	5.33	5	15.00		1066	8.53	8	15.00	
800	6.40	6	15.00		1333	10.67	9	13.50	
					1600	12.80	11	13.75	
					1866	14.93	13	13.93	
					2133	17.07	14	13.13	
DDR 4					DDR 5				
1600	12.80	11	13.75	2014	3200	25.60	22	13.75	2020
1866	14.93	13	13.92		3600	28.80	26	14.44	
2133	17.07	15	14.06		4000	32.00	28	14.00	
2400	19.20	17	14.17		4400	35.20	32	14.55	
2666	21.33	19	14.25		4800	38.40	34	14.17	
2933	23.46	21	14.32		5200	41.60	38	14.62	
3200	25.20	22	13.75		5600	44.80	40	14.29	
					6000	48.00	42	14.00	
					6400	51.20	46	14.38	

The "latency" gap between CPU and DRAM





The impact of "slow" memory

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access and the processor already fetches the instruction, the CPI is just 1. Now, consider we have DDR5. The program is well-optimized so precharge is never necessary the memory access latency is 13.75 ns. What's the average CPI (pick the closest one)?
 - A. 9
 - B. 12
 - C. 15
 - D. 56
 - E. 67




The impact of "slow" memory

Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access and the processor already fetches the instruction, the CPI is just 1. Now, consider we have DDR5. The program is well-optimized so precharge is never necessary — the memory access latency is 13.75 ns. What's the average CPI (pick the closest one)?

- A. 9
- B. 12
- C. 15
- D. 56
- E. 67

The memory-wall problem



Storage

00000000

1f440000

The impact of "slow" memory

• Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access and the processor already fetches the instruction, the CPI is just 1. Now, consider we have DDR5. The program is well-optimized so precharge is never necessary — the memory access latency is 13.75 ns. What's the average CPI (pick the closest one)?

A. 9
$$CPU$$
 cycle time = $\frac{1}{4 \times 10^9}$ = 0.25ns
B. 12 $Each$ DRAM $access$ = $\frac{13.75}{0.25}$ = 55 cycles
D. 56 $CPI_{average}$ = 1 + 100% × 55 + 20% × 55 = 67 cycles
E. 67 $E = 98.5\%$ of time, we're dealing with memory accesses!

20% is under-estimating ...

			Frequency	
Instruction class	MIPS examples	HLL correspondence	Integer	Ft. pt.
Arithmetic	add, sub, addi	Operations in assignment statements	16%	48%
Data transfer lw, sw, lb, lbu, lh lhu, sb, lui		References to data structures, such as arrays		36%
Logical	and, or, nor, andi, ori, sll, srl	Operations in assignment statements	12%	4%
Conditional branch	beq, bne, slt, slti, sltiu	If statements and loops	34%	8%
Jump	j, jr, jal	Procedure calls, r eturns, and case/switch statements	2%	0%

FIGURE 2.48 MIPS instruction classes, examples, correspondence to high-level program language constructs, and percentage of MIPS instructions executed by category for the average integer and floating point SPEC CPU2006 benchmarks.

Figure 3.24 in Chapter 3 shows average percentage of the individual MIPS instructions executed.

Recap: Speedup and Amdahl's Law?

Definition of "Speedup of Y over X" or say Y is n times faster than X:

$$speedup_{Y_over_X} = n = \frac{Execution \ Time_X}{Execution \ Time_Y}$$

- Amdahl's Law $Speedup_{enhanced}(f,s) = \frac{1}{(1-f) + \frac{f}{s}}$ Corollary 1 each optimization has an upper bound $Speedup_{max}(f,\infty) = \frac{1}{(1-f)}$
 - Corollary 2 make the common case (the most time consuming case) fast!
 - Corollary 3: Optimization has a moving target
 - Corollary 4: Exploiting more parallelism from a program is the key to performance gain in modern architectures $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallelizable})}$

 - Corollary 5: Single-core performance still matters $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 f_{parallelizable})}$ Corollary 6: Don't hurt the non-common case too much

$$Speedup_{enhanced}(f, s, r) = \frac{1}{(1-f) + perf(r) + \frac{f}{s}}$$

Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!

Alternatives?

Memory technology	Typical access time	\$ per GiB in 2012	
SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000	
DRAM semiconductor memory	50-70ns	\$10-\$20	
Flash semiconductor memory	5,000-50,000ns	\$0.75-\$1.00	
Magnetic disk	5,000,000-20,000,000ns	\$0.05-\$0.10	

Fast, but expensive \$\$\$

Memory Hierarchy


fastest

< 1ns

a few ns

tens of ns

tens of us



32 or 64 words

KBs ~ MBs

GBs

TBs

larger







How can "memory hierarchy" help in performance?

Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the desired data/instructions. what's the average CPI (pick the closest one)?

A. 6

B. 8

C. 10

D. 12

E. 67



How can "memory hierarchy" help in performance?

 Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the desired data/instructions. what's the

average CPI (pick the closest one)? CPU

$$CPU \ cycle \ time = \frac{1}{4 \times 10^9} = 0.25ns$$

Each \$ access =
$$\frac{0.5}{0.25}$$
 = 2 cycles


1 - 90 %


Each DRAM access = $\frac{13.75}{0.25}$ = 55 cycles

E. 67
$$CPI_{average} = 1 + 100\% \times [2 + (1 - 90\%) \times 55] + 20\% \times [2 + (1 - 90\%) \times 55] = 10 \text{ cycles}$$


L1\$

L1? L2? L3?





Memory Hierarchy





How can a deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1.
 Now, in addition to the DDR5, whose latency is 13.75 ns, we also got 2 levels SRAM caches where
 - the 1st-level one at latency of 0.5ns and can capture 90% of the desired data/ instructions.
 - the 2nd-level at latency of 5 ns and can capture 60% of the desired data/instructions What's the average CPI (pick the closest one)?
 - A. 6
 - B. 8
 - C. 10
 - D. 12
 - E. 67



How can a deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to the DDR5, whose latency is 13.75 ns, we also got 2 levels SRAM caches where
 - the 1st-level one at latency of 0.5ns and can capture 90% of the desired data/ instructions.
 - the 2nd-level at latency of 5 ns and can capture What's the average CPI (pick the closest one)?
 - A. 6
 - B. 8
 - C. 10
 - D. 12

$$CPI_{averag}$$
 $E= 167 100\% \times [2 + (1 - 90\%) \times (20 + (1 - 60\%) \times 55] + 20\% \times [2 + (1 - 90\%) \times (20 + (1 - 60\%) \times 55)]$
= 8.44 cycles

of the desired data/instructions
$$0.25ns$$
 4×10^9

L1\$
$$Each \ L1_{\$} \ access = \frac{0.5}{0.25} = 2 \ cycles$$


L2\$ $Each \ L2_{\$} \ access = \frac{5}{0.25} = 20 \ cycles$

$$Each L2_{\$} access = \frac{3}{0.25} = 20 cycles$$

Each DRAM access =
$$\frac{13.75}{0.25}$$
 = 55 cycles

DRAM

L1? L2? L3?




Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions

The predictability of your code

The Machine Learning Inference Pipeline





Locality of data

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```



- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality


Data locality

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```


- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

x86 ISA: the abstracted machine



Data/instructions in the memory

Memory



264 Bytes

Code also has locality

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

Data locality

Which description about locality of arrays matrix and vector in the following

```
code is the most accurate?
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
        cutor[0], vector[0], vector[0], vector[1], ...,
        reuse of vector[0], vector[1], ...,
        cutor[0], vector[1], ...,
        reuse of vector[0], vector[1], ...,
        cutor[0], vector[1], ...,
        reuse of vector[0], vector[1], ...,
        cutor[0], vector[1], ...,
        reuse of vector[0], vector[1], ...,
        reuse of vector[1], ...,
        reuse of vector[1], ...,
        reuse of vector[1], ...,
```

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

Locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - Code the current instruction, and then PC + 4
 - Data the current element in an array, then the next
- Temporal locality application revisit the same thing again and again
 - Code loops, frequently invoked functions
 - Data the same data can be read/write many times

Locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - Code the current instruction, and then the next instruction

Most of time, your program is just visiting a very small amount of data/instructions within a given window

- Typically tens of static instructions at most several KBs
- Data program can read/write the same data many times (e.g., vectors in matrix-vector product)


Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!
 - Spatial locality
 - Temporal locality

Designing a hardware to exploit locality


- Spatial locality application tends to visit nearby stuffs in the memory
 - We need to "cache consecutive memory locations" every time
 - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
 - Code loops, frequently invoked functions
 - Typically tens of static instructions at most several KBs
 - Data program can read/write the same data many times (e.g., vectors in matrix-vector product)

If we just cache what has requested



53

If we can cache a block of data



0xFFFFFFFFFFFB8 0xFFFFFFFFFFFFC0

64-bit


Recap: Locality

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Simply caching one block isn't enough

We need to cache multiple blocks of data!



64-bit

Designing a hardware to exploit locality


- Spatial locality application tends to visit nearby stuffs in the memory
 - We need to "cache consecutive memory locations" every time
 - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
 - We need to "cache frequently used memory blocks"
 - the cache should store a few blocks everal KBs
 - the cache must be able to distinguish blocks



How to tell who is there?

0123456789ABCDEF This is CS 203: **Advanced Compute** r Architecture! This is CS 203: Advanced Compute r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203:

Partition memory addresses into fix-sized chunks





\$

Processor Core Registers

How to tell who is there?

tag array

the common address prefix in each block

0x000	This is CS 203:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CS 203:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CS 203:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CS 203:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CS 203:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CS 203:

How to tell will block offset tag

Tell if the block here can be used Tell if the block here is modified

tag data 0123456789ABCDEF

1w 0x4848

Processor

Core

Registers

0x404 not found,
go to lower-level memory

			0123456789ABCDEF
1	1	0x000	This is CSE1 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

61


Blocksize == Linesize

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE_ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
                                        10
    LEVEL2_CACHE_LINESIZE
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```

Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!
 - Spatial locality
 - Temporal locality
- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks


Put everything all together: How cache interacts with CPU



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set
 DIRTY Why don't we write to L2?
 - if miss
 - Fetch the requesting block from lowerlevel memory hierarchy and place in the cache
 - Present the write set DIRTY

What if we run out of \$ blocks?

— Too slow



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY


if miss

- If there an empty block place the data there
- If NOT (most frequent case) select a victim
 block
 - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!

DIRTY



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY


if miss

- If there an empty block place the data there
- If NOT (most frequent case) select a victim
 block
 - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!

DIRTY



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - · Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY
 - if miss
 - If there an empty block place the data there
 - If NOT (most frequent case) select a **victim block**
 - Least Recently Used (LRU) policy
 - If the victim block is "dirty" & "valid"
 - Write back the block to lower-level memory hierarchy
 - If write-back or fetching causes any miss, repeat the same process
 - Fetch the requesting block from lower-level memory hierarchy and place in the cache
 - Present the write "ONLY" in L1 and set DIRTY

Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!
 - Spatial locality
 - Temporal locality
- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use

Announcement

- Reading quiz #3 due next Tuesday before the lecture
- Assignment #1 due tonight
- Upcoming deadlines
 - Assignment #2 due in two weeks 10/24/2024
 - Already online please find through the course website
 - Don't submit the wrong one
 - Programming Assignment #2 due in 4 weeks 11/7/2024
 - Already online please find through the course website
 - Don't submit the wrong one
 - Assignment #3 due in three weeks 10/31/2024
 - Will be online next Thursday— please find through the course website
 - Don't submit the wrong one

Computer Science & Engineering

203



