

Memory Hierarchy: Basics

Hung-Wei Tseng

Recap: von Neuman Architecture








Program

9f00bb27 509cbd23 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3 00c2e800 0000008 00c2f000 0000008 00c2f800 00c2f800 00c30000 00c30000 0000008

Storage

The "latency" gap between CPU and DRAM



20% is under-estimating ...

			Frequ	iency
Instruction class	MIPS examples	HLL correspondence	Integer	Ft. pt.
Arithmetic	add, sub, addi	Operations in assignment statements	16%	48%
Data transfer	lw. sw. lb. lbu. lh. lhu, sb. lui	References to data structures, such as arrays	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	Operations in assignment statements	12%	4%
Conditional branch	beq, bne, slt, slti, sltiu	If statements and loops	34%	8%
Jump	j, jr, jal	Procedure calls, r eturns, and case/switch statements	2%	0%

FIGURE 2.48 MIPS instruction classes, examples, correspondence to high-level program language constructs, and percentage of MIPS instructions executed by category for the average integer and floating point SPEC CPU2006 benchmarks.

Figure 3.24 in Chapter 3 shows average percentage of the individual MIPS instructions executed.

Recap: Speedup and Amdahl's Law?

Definition of "Speedup of Y over X" or say Y is n times faster than X:

$$speedup_{Y_over_X} = n = \frac{Execution \ Time_X}{Execution \ Time_Y}$$

- Amdahl's Law $Speedup_{enhanced}(f,s) = \frac{1}{(1-f) + \frac{f}{s}}$ Corollary 1 each optimization has an upper bound $Speedup_{max}(f,\infty) = \frac{1}{(1-f)}$
 - Corollary 2 make the common case (the most time consuming case) fast!
 - Corollary 3: Optimization has a moving target
 - Corollary 4: Exploiting more parallelism from a program is the key to performance gain in modern architectures $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallelizable})}$

 - Corollary 5: Single-core performance still matters $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 f_{parallelizable})}$ Corollary 6: Don't hurt the non-common case too much

$$Speedup_{enhanced}(f, s, r) = \frac{1}{(1-f) + perf(r) + \frac{f}{s}}$$

Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!

Alternatives?

Memory technology	Typical access time	\$ per GiB in 2012	
SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000	
DRAM semiconductor memory	50-70ns	\$10-\$20	
Flash semiconductor memory	5,000-50,000ns	\$0.75-\$1.00	
Magnetic disk	5,000,000-20,000,000ns	\$0.05-\$0.10	

Fast, but expensive \$\$\$

Memory Hierarchy


fastest

< 1ns

a few ns

tens of ns

tens of us



32 or 64 words

KBs ~ MBs

GBs


TBs


larger






L1? L2? L3?






Memory Hierarchy



L1? L2? L3?




Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions

The predictability of your code

The Machine Learning Inference Pipeline



Code also has locality

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

Locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - Code the current instruction, and then the next instruction

Most of time, your program is just visiting a very small amount of data/instructions within a given window

- Typically tens of static instructions at most several KBs
- Data program can read/write the same data many times (e.g., vectors in matrix-vector product)

Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!
 - Spatial locality
 - Temporal locality

Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - We need to "cache consecutive memory locations" every time
 - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
 - Code loops, frequently invoked functions
 - Typically tens of static instructions at most several KBs
 - Data program can read/write the same data many times (e.g., vectors in matrix-vector product)

Block and the memory space

<u><u></u> Example 1 Example 2 Example 3 Example 3 Example 4 Example 4 Example 5 Example 5 Example 5 Example 6 Example 6 </u>

"blocks" (e.g., 16-byte) GG GG DD GG GG

Processor Core

When there is a "movl"

movl (0x0024), %eax movl (0x0020), %eax

Registers

Every "movl" has to visit the slow memory!

AA BB CC DD EE FF GG HH AA BB CC DD EE FF GG HAA BB CC DD EE FF GG HAA BB CC D	GG HH GD 005E 005
AA BB CC DD EE FF GG HH AA BB CC DD EE FF	GG HH 5D 005E 005
	5D 005E 005
0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 004A 004B 004C 004D 004E 004F 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 005A 005B 005C 00	
	D 007F 007
	D 007F 007
0060 0061 0062 0063 0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 007A 007B 007C 00	D 00/E 00/
0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 008A 008B 008C 008D 008E 008F 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 009A 009B 009C 008C	D009E009
	• •
	• •
	• •
	• •
	•

Let's cache a "block"! **Processor** Core EE Registers Caching a block helps exploit "spatial locality"! EE BB CC GG AA EE DD EE GG GG CC FF DD DD EE GG

Recap: Locality

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Simply caching one block isn't enough

Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - We need to "cache consecutive memory locations" every time
 - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
 - We need to "cache frequently used memory blocks"
 - the cache should store a few blocks everal KBs
 - the cache must be able to distinguish blocks



How to tell who is there?

0123456789ABCDEF This is CS 203: **Advanced Compute** r Architecture! This is CS 203: Advanced Compute r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203:

Processor Core

Registers

movl Let's cache a "block"!

mov1 (0x0024), %eax



EE FF EE FF BB DD НН CC GG CC BB CC DD GG BB CC DD HH GG DD GG GG CC GG the address in each block starts with the same "prefix"

Processor Core Registers

How to tell who is there?

tag array

the common address prefix in each block

0x000	This is CS 203:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CS 203:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CS 203:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CS 203:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CS 203:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CS 203:

How to tell will block offset tag

Tell if the block here can be used
Tell if the block here is modified

tag data 0123456789ABCDEF

lw 0x0

Processor

Core

Registers

0x404 not found,
go to lower-level memory

0 x

lw

		0123456789ABCDEF
1	0x000	This is CSE1 3:
1	0x001	Advanced Compute
0	0xF07	r Architecture!
1	0x100	This is CS 203:
1	0x310	Advanced Compute
1	0x450	r Architecture!
1	0x006	This is CS 203:
1	0x537	Advanced Compute
1	0x266	r Architecture!
1	0x307	This is CS 203:
1	0x265	Advanced Compute
1	0x80A	r Architecture!
1	0x620	This is CS 203:
1	0x630	Advanced Compute
0	0x705	r Architecture!
1	0x216	This is CS 203:
	1 1 1 1 1 1 1 1 0	1 0x001 0 0xF07 1 0x100 1 0x310 1 0x450 1 0x006 1 0x537 1 0x266 1 0x307 1 0x265 1 0x80A 1 0x620 1 0x630 0 0x705

53

Blocksize == Linesize

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE_ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
                                        10
    LEVEL2_CACHE_LINESIZE
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```


Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
 - One memory operation is as expensive as 50 arithmetic operations
 - Processor has to fetch instructions from memory
 - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!
 - Spatial locality
 - Temporal locality
- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks

Take-aways: designing caches

- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks


Put everything all together: How cache interacts with CPU



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set
 DIRTY Why don't we write to L2?
 - if miss
 - Fetch the requesting block from lowerlevel memory hierarchy and place in the cache
 - Present the write set DIRTY

What if we run out of \$ blocks?

— Too slow



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY


if miss

- If there an empty block place the data there
- If NOT (most frequent case) select a victim
 block
 - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!

DIRTY



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY


if miss

- If there an empty block place the data there
- If NOT (most frequent case) select a victim
 block
 - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!


DIRTY



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY
 - if miss
 - If there an empty block place the data there
 - If NOT (most frequent case) select a **victim block**
 - Least Recently Used (LRU) policy
 - If the victim block is "dirty" & "valid"
 - Write back the block to lower-level memory hierarchy
 - If write-back or fetching causes any miss, repeat the same process
 - Fetch the requesting block from lower-level memory hierarchy and place in the cache
 - Present the write "ONLY" in L1 and set DIRTY

Take-aways: designing caches

- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use



Tell if the block here can be used Tell if the block here is modified

S	5	tag	data 0123456789ABCDEF
1	1	0x000	This is CSE1 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is **CS** 203: Advanced Compute 0x31 r Architecture! 0x45 load 0x404 This is CS 203: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CS 203: 0 **0xCB Advanced Compute**

0x8A

0x60

0x70

0x10

0x11

r Architecture!

This is CS 203:

r Architecture!

This is CS 203:

Advanced Compute

0

0

Take-aways: designing caches

- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
 - Hash block into "sets" to reduce the search time

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D

block offset tag find load 0x0008

load 0x4048


go to lower-level memory

The biggest issue with hash is — Collision!

V	<u></u>	tag	0123456789ABCDEF
1	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:

data

Way-associative cache




What is Associativity?

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
    LEVEL2_CACHE_LINESIZE
                                        64
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4_CACHE_LINESIZE
```

Take-aways: designing caches

- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
 - Hash block into "sets" to reduce the search time
 - Set-associativity to reduce the "collision" problem

Way-associative cache



The A, B, Cs of your cache

C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- B: Block Size (Linesize)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache



Corollary of C = ABS

tag index offset 0b0000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block_size) % S = set index

Take-aways: designing caches

- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
 - Hash block into "sets" to reduce the search time
 - Set-associativity to reduce the "collision" problem
- C = A B S
 - C: capacity
 - A: Associativity
 - S: Number of sets
 - Ig(S): Number of bits in set index
 - Ig(B): Number of bits in block offset


Simulate the cache!

Simulate a direct-mapped cache

 A direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks =
$$\frac{256}{16}$$
 = 16

- lg(16) = 4 : 4 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits



Matrix vector revisited

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Matrix vector revisited tag index

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

index

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111111000001010000111010011 <mark>0011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b1010110001111111100000101000011101110
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111111000001010000111010011 <mark>0011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	0b1010110001111111000001010000111010011 <mark>0100</mark> 0000
&b[2]	0x558FE0A1DC <mark>4</mark> 0	0b1010110001111111100000101000011101110
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	0b10101100011111111000001010000111010011 <mark>0100</mark> 1000
&b[3]	0x558FE0A1DC <mark>4</mark> 8	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	0b10101100011111111000001010000111010011 <mark>0101</mark> 0000
&b[4]	0x558FE0A1DC <mark>5</mark> 0	0b1010110001111111100000101000011101110
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	0b10101100011111111000001010000111010011 <mark>0101</mark> 1000
&b[5]	0x558FE0A1DC <mark>5</mark> 8	0b1010110001111111100000101000011101110
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	0b10101100011111111000001010000111010011 <mark>0110</mark> 0000
&b[6]	0x558FE0A1DC <mark>6</mark> 0	0b1010110001111111100000101000011101110
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	0b10101100011111111000001010000111010011 <mark>0110</mark> 1000
&b[7]	0x558FE0A1DC <mark>6</mark> 8	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	0b1010110001111111000001010000111010011 <mark>0111</mark> 0000
&b[8]	0x558FE0A1DC <mark>7</mark> 0	0b1010110001111111100000101000011101110
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	0b1010110001111111000001010000111010011 <mark>0111</mark> 1000
&b[9]	0x558FE0A1DC <mark>7</mark> 8	0b1010110001111111100000101000011101110

Simulate a direct-mapped cache


tag index

V	D	Tag	Data	
0	0			
0	0			
0	0			
1	0	0x558FE0A1DC	b[0], b[1]	
1	0	0x558FE0A1DC	_b[2], b[3]	
0	0			
0	0			
0	0			
0	0			
0	0		This cache	doesn't work!!
0	0			ollisions!
0	0			omsions:
0	0			
0	0			
0	0			
0	0			

15

	Address (Hex)		
&a[0][0]	0x558FE0A1D3	0	mis
&b[0]	0x558FE0A1DC3	0	mis
&a[0][1]	0x558FE0A1D3	8	mis
&b[1]	0x558FE0A1DC3	8	mis
&a[0][2]	0x558FE0A1D3 <mark>4</mark>	0	mis
&b[2]	0x558FE0A1DC4	0	mis
&a[0][3]	0x558FE0A1D3 <mark>4</mark>	8	mis
&b[3]	0x558FE0A1DC4	8	mis
&a[0][4]	0x558FE0A1D3 <mark>5</mark>	0	mis
&b[4]	0x558FE0A1DC5	0	mis
&a[0][5]	0x558FE0A1D3 <mark>5</mark>	8	mis
&b[5]	0x558FE0A1DC5	8	mis
&a[0][6]	0x558FE0A1D36	0	mis
&b[6]	0x558FE0A1DC6	0	mis
&a[0][7]	0x558FE0A1D36	8	mis
&b[7]	0x558FE0A1DC6	8	mis
&a[0][8]	0x558FE0A1D3 <mark>7</mark>	0	mis
&b[8]	0x558FE0A1DC7	0	mis
&a[0][9]	0x558FE0A1D3 <mark>7</mark>	8	
&b[9]	0x558FE0A1DC7	8	

Way-associative cache



Now, 2-way, same-sized cache

 A 2-way cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks =
$$\frac{256}{16}$$
 = 16
• # of sets = $\frac{16}{2}$ = 8 (2-way: 2 blocks in a set)

- lg(8) = 3:3 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits
- For example: 0x 8 0 0 0 0 0 0 8 0 = 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

Matrix vector revisited tag index

```
tag index
```

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111110000010100001110100110 <mark>011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b10101100011111110000010100001110111000 <mark>011</mark> 0000
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111110000010100001110100110 <mark>011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D340	0b10101100011111110000010100001110100110 <mark>100</mark> 0000
&b[2]	0x558FE0A1DC40	0b10101100011111110000010100001110111000 <mark>100</mark> 0000
&a[0][3]	0x558FE0A1D348	0b10101100011111110000010100001110100110 <mark>100</mark> 1000
&b[3]	0x558FE0A1DC48	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D350	0b10101100011111110000010100001110100110 <mark>101</mark> 0000
&b[4]	0x558FE0A1DC50	0b10101100011111110000010100001110111000 <mark>101</mark> 0000
&a[0][5]	0x558FE0A1D358	0b10101100011111110000010100001110100110 <mark>101</mark> 1000
&b[5]	0x558FE0A1DC58	0b10101100011111110000010100001110111000 <mark>101</mark> 1000
&a[0][6]	0x558FE0A1D360	0b10101100011111110000010100001110100110 <mark>110</mark> 0000
&b[6]	0x558FE0A1DC60	0b10101100011111110000010100001110111000 <mark>110</mark> 0000
&a[0][7]	0x558FE0A1D368	0b10101100011111110000010100001110100110 <mark>110</mark> 1000
&b[7]	0x558FE0A1DC68	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D370	0b10101100011111110000010100001110100110 <mark>111</mark> 0000
&b[8]	0x558FE0A1DC70	0b10101100011111110000010100001110111000 <mark>111</mark> 0000
&a[0][9]	0x558FE0A1D378	0b10101100011111110000010100001110100110 <mark>111</mark> 1000
&b[9]	0x558FE0A1DC78	0b1010110001111111100000101000011101110

Simulate a 2-way cache

V	D	Tag	Data	V	D	Tag	Data
0	0			0	0		
0	0			0	0		
0	0			0	0		
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], b[1]
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], b[3]
0	0			0	0		222
0	0			0	0		
0	0			0	0		

	Address (Hex)	Tag	Index	
&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3	miss
&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3	miss
&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3	hit
&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3	hit
&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4	miss
&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4	miss
&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4	hit
&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4	hit
&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5	miss
&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5	miss
&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5	hit
&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5	hit
&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6	miss
&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6	miss
&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6	hit
&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6	hit
&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7	miss
&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7	miss
&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7	hit
&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7	hit

Taxonomy/reasons of cache misses

3Cs of misses

- Compulsory miss
 - Cold start miss. First-time access to a block
- Capacity miss
 - The working set size of an application is bigger than cache size
- Conflict miss
 - Required data replaced by block(s) mapping to the same set
 - Similar collision in hash