
# Modern Processor Design (2): I guess I just feel like...

Hung-Wei Tseng

### Recap: Pipelining



#### **Structural**

Pipeline Hazards<sup>Both</sup> (1) and (3) areHazard attempting to access %eax

EX


ID



- @ movl (%rdi), %ecx
- ③ addl %ecx, %eax
- addq \$4, %rdi
- %rdx, %rdi memory unit, but two cmpq

**Hazard** 

- ine
- ret
  - How many of the "hazards" are data hazards?
  - A. 0
  - B. 1



the same stage? **Hazard** We cannot know if we should fetch (7) or (2)

before the EX is done

**Control Hazard** 

Hazargwhen we start EX data is not in %rdi whe we start EX WB EX

data is not in %ecx

IF

WB EX

EX ID

(6) may not have the outcome from (5)

### Recap: Structural Hazards

- Force later instructions to stall
- Improve the pipeline unit design to allow parallel execution
  - Write-first, read later register files
  - Split L1-Cache
  - Non-blocking, multi-banked cache/memory

### **Outline**

- Why branch prediction for control hazards
- Dynamic branch predictions
  - Local predictor 2 bit
  - Global predictor 2-level
  - Hybrid predictors
    - Tournament
    - Perceptron


### **Control Hazards**

# How does the code look like? for (unsigned i = 0; i < size; ++i) {//taken when true

Branch taken simply means we are using branch target address as the next address

```
.LFB16:
                                                  cmpq %r12, %rbx
  endbr64
                                Branch taken
                                                  je .L14
  testl %esi, %esi
                                               L5:
  jle .L10
                                                  movq %rbx, %rdi
  movslq %esi, %rsi
                                                  cmpq
                                                       %rbp, (%rbx)
  pushq %r12
                                                  jl .L15
  leaq (%rdi,%rsi,8), %r12
                                                  call call_when_false@PLT
  pushq %rbp
                                                  addq
                                                        $8, %rbx
  movslq %edx, %rbp
                                                       %r12, %rbx
                                                  cmpq
  pushq %rbx
                                                  jne
                                                        . L5
  movq %rdi, %rbx
                                                .L14:
                       Branch taken
      .L5
  jmp
                                                  popq %rbx
  .p2align 4,,10
                                                       %eax, %eax
                                                  xorl
  .p2align 3
                                                        %rbp
                                                  popq
.L15:
                                                        %r12
                                                  popq
  call_when_true@PLT
                                                  ret
        $8, %rbx
  addq
                                         8
```

### Why is "branch" problematic in performance?




The latency of executing the cmpq instruction

We have to wait almost as long as the latency of the previous instruction to make a decision — we cannot fetch anything before that


### Takeaways: branch predictions

 The cost of not to predict a branch is to stall until the data dependency is resolved


### Prediction: What if we guessed right?



### Prediction: What if we are wrong?




### Microprocessor with a "branch predictor"



### Takeaways: branch predictions

- The cost of not to predict a branch is to stall until the data dependency is resolved
- Branch predictions allow the processor to at least make some progress and hide the stalls if we guessed correctly!

### Detail of a basic dynamic branch predictor



### 2-bit/Bimodal local predictor

- Local predictor every branch instruction has its own state
- 2-bit each state is described using 2 bits
- Change the state based on actual outcome
- If we guess right no penalty

• If we guess wrong — flush (clear pipeline registers) for mis-predicted instructions that are currently in IF and ID stages and reset the PC


branch PC target PC 5

0x400048 0x400032 10

Predict Taken 0x400080 0x400068 11

0x401080 0x400100 00

0x4000F8 0x400100 01



Not taken

Weak

Strong

### 2-bit local predictor

```
i = 0;
   do {
         sum += a[i];
   } while(++i < 10);
                   Not taken
           Strong
                               Weak
           Taken
                               Taken
           11 (3)
                               10 (2)
                    Taken
    Taken
                                    Not taken
                         Taken
                     Taken
                               Weak
           Strong
                             Not Taken
          Not Taken
Not taken
                               01 (1)
           00 (0)
                   Not taken
                                           22
```

i	state	predict	actual
1	10	Т	Т
2	11	Т	Т
3	11	Т	Т
4-9	11	Т	Т
10	11	Т	NT

90% accuracy!

#### How can we evaluate the cost of mis-predicted branches?

- Compare the number of mis-predictions
- Calculate the difference of cycles
- We can get the "average CPI" of a mis-prediction!

#### Demo revisited: evaluating the cost of mis-predicted branches

- Compare the number of mis-predictions
- Calculate the difference of cycles
- We can get the "average CPI" of a mis-prediction!

# 34 cycles on Intel Alder Lake 23 cycles on AMD Zen 3

### Could be more expensive than cache misses

### Takeaways: branch predictions

- The cost of not to predict a branch is to stall until the data dependency is resolved — 34 cycles on modern intel processors and 23 on AMD processors
- Branch predictions allow the processor to at least make some progress and hide the stalls if we guessed correctly!
- Dynamic branch prediction predict based on prior history
  - Local predictor make prediction based on the state of each branch instruction

# Two-level global predictor

Marius Evers, Sanjay J. Patel, Robert S. Chappell, and Yale N. Patt. 1998. An analysis of correlation and predictability: what makes two-level branch predictors work. In Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98).

### 2-bit local predictor

 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100) // Branch Y

(assume all states started with OO repeats all
</pre>
```

Α.	~25%
,	

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%


	Y	00	NT	T
7	tter		NT	NT
2		<b>- - 1</b>	NT	Т
2	X	_ 🔐	NT <mark>-</mark>	Т
3	he		ne!	Т
3	X	01	NT	NT
4	Υ	11	Т	Т
4	Χ	00	NT	Т
5	Υ	11	Т	Т
5	Χ	01	NT	NT
6	Υ	11	Т	Т
6	Χ	00	NT	Т
7	Υ	11	Т	Т
			!	

branch? state prediction actual

NT

00

### Detail of a basic dynamic branch predictor



### Performance of GH predictor

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

Near perfect after this


i	branch?	GHR	state	prediction	actual
0	Χ	000	00	NT	Т
1	Y	001	00	NT	Т
1	Χ	011	00	NT	NT
2	Y	110	00	NT	Т
2	X	101	00	NT	Т
3	Y	011	00	NT	Т
3	X	111	00	NT	NT
4	Y	110	01	NT	Т
4	X	101	01	NT	Т
5	Y	011	01	NT	Т
5	X	111	00	NT	NT
6	Y	110	10	Т	Т
6	X	101	10	Т	Т
7	Y	011	10	Т	Т
7	X	111	00	NT	NT
8	Y	110	11	Т	Т
8	X	101	11	Т	Т
9	Y	011	11	Т	Т
9	Χ	111	00	NT	NT
10	Y	110	11	Т	Т
10	X	101	11	Т	Т
11	Y	011	11	Т	Т

### Takeaways: branch predictions

- The cost of not to predict a branch is to stall until the data dependency is resolved — 34 cycles on modern intel processors and 23 on AMD processors
- Branch predictions allow the processor to at least make some progress and hide the stalls if we guessed correctly!
- Dynamic branch prediction predict based on prior history
  - Local predictor make predictions based on the state of each branch instruction
  - Global predictor make predictions based on the state from all branches
  - Both are not perfect

# Hybrid predictors

### **Tournament Predictor**



Local
History
Predictor

branch PC local history


0x400048	1000	
0x400080	0110	
0x401080	1010	
0x4000F8	0110	

**Predict Taken** 

#### **Tournament Predictor**

- The state predicts "which predictor is better"
  - Local history
  - Global history
- The predicted predictor makes the prediction
- Tournament predictor is a "hybrid predictor" as it takes both local & global information into account

### gshare predictor



### gshare predictor

 Allowing the predictor to identify both branch address but also use global history for more accurate prediction

# **TAGE**

André Seznec. The L-TAGE branch predictor. Journal of Instruction Level Parallelism (http://www.jilp.org/vol9), May 2007.

### **Better predictor?**

• Consider two predictors — (L) 2-bit local predictor with unlimited BTB entries and (G) 4-bit global history with 2-bit predictors. How many of the

following code snippet would allow (G) to outperform (L)?

about the same about the same

```
i = 0;
do {
    if( i % 10 != 0)
    a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);
```

```
i = 0;
do {
    a[i] += i;
} while ( ++i < 100);
```

```
i = 0;
do {
    j = 0;
    do {
        sum += A[i*2+j];
    }
    while( ++j < 2);
} while ( ++i < 100);</pre>
```

```
L could be better
i = 0;
do {
    if( rand() %2 == 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)</pre>
```

A. 0

B. 1


C. 2

D. 3

E. 4

different branch needs different length of history

global predictor can work if the history is long enough!



#### What's inside each table?


# pred (3-bit counter)

#### tag (partial branch PC)

u (usefulness)

```
Not taken
             Strong
                                        Taken
             Taken
                                       110 (6)
             111 (7)
                          Taken
   Taken
                                                Not
                               Taken 4
                                               taken
                          Taken
                                       Taken
            Taken
            100 (4)
                                       101 (5)
                         Not taken
                      Not
   Taken
                     taken
                        Not taken
          Not Taken
                                     Not Taken
            011 (3)
                                      010 (2)
                          Taken
                                                Not
                               Taken
                                               taken
                         Taken
            Strong
                                     Not Taken
          Not Taken
                                      001 (1)
           000(0)
Not
                        Not taken
taken
```

```
if\ prediction(alt\_predictor) \neq prediction(pred): if\ prediction(pred) = actual\ result: u = u + 1 if\ prediction(pred) \neq actual\ result: u = u - 1
```



# Perceptron

Jiménez, Daniel, and Calvin Lin. "Dynamic branch prediction with perceptrons." Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. IEEE, 2001.

The following slides are excerpted from <a href="https://www.jilp.org/cbp/Daniel-slides.PDF">https://www.jilp.org/cbp/Daniel-slides.PDF</a> by Daniel Jiménez

### Branch Prediction is Essentially an ML Problem


- The machine learns to predict conditional branches
- Artificial neural networks
  - Simple model of neural networks in brain cells
  - Learn to recognize and classify patterns

### **Mapping Branch Prediction to NN**

- The inputs to the perceptron are branch outcome histories
  - Just like in 2-level adaptive branch prediction
  - Can be global or local (per-branch) or both (alloyed)
  - Conceptually, branch outcomes are represented as
    - +1, for taken
    - -1, for not taken
- The output of the perceptron is
  - Non-negative, if the branch is predicted taken
  - Negative, if the branch is predicted not taken
- Ideally, each static branch is allocated its own perceptron

### Mapping Branch Prediction to NN (cont.)


- Inputs (x's) are from branch history and are -1 or +1
- n + 1 small integer weights (w's) learned by on-line training
- Output (y) is dot product of x's and w's; predict taken if y = 0
- Training finds correlations between history and outcome




### **Training Algorithm**

```
x_{1..n} is the n-bit history register, x_0 is 1.
w_{0..n} is the weights vector.
t is the Boolean branch outcome.
\theta is the training threshold.
if |y| \le \theta or ((y \ge 0) \ne t) then
     for each 0 \le i \le n in parallel
         if t = x_i then
              w_i := w_i + 1
         else
              w_i := w_i - 1
         end if
     end for
end if
```

### **Predictor Organization**



### Area efficiency between TAGE and Perceptron



# How good is prediction using perceptrons?





Figure 4: Misprediction Rates at a 4K budget. The perceptron predictor has a lower misprediction rate than *gshare* for all benchmarks except for 186.crafty and 197.parser.

Figure 5: Misprediction Rates at a 16K budget. Gshare outperforms the perceptron predictor only on 186.crafty. The hybrid predictor is consistently better than the PHT schemes.

### History/training for perceptrons



Hardware budget	History Length		
in kilobytes	gshare	bi-mode	perceptron
1	6	7	12
2	8	9	22
4	8	11	28
8	11	13	34
16	14	14	36
32	15	15	59
64	15	16	59
128	16	17	62
256	17	17	62
512	18	19	62

Table 1: Best History Lengths. This table shows the best amount of global history to keep for each of the branch prediction schemes.

### Branch predictors in processors

- The Intel Pentium MMX, Pentium II, and Pentium III have local branch predictors with a local 4-bit history and a local pattern history table with 16 entries for each conditional jump.
- Global branch prediction is used in Intel Pentium M, Core, Core 2, and Silvermont-based Atom processors.
- Tournament predictor is used in DEC Alpha, AMD Athlon processors
- The AMD Ryzen multi-core processor's Infinity Fabric and the Samsung Exynos processor include a perceptron based neural branch predictor.

### Branch predictors in processors

- The Intel Pentium MMX, Pentium II, and Pentium III have local branch predictors with a local 4-bit history and a local pattern history table with 16 entries for each conditional jump.
- Global branch prediction is used in Intel Pentium M, Core, Core 2, and Silvermont-based Atom processors.
- Tournament predictor is used in DEC Alpha, AMD Athlon processors
- The AMD Ryzen multi-core processor's Infinity Fabric and the Samsung Exynos processor include a perceptron based neural branch predictor.

### Takeaways: branch predictions

- The cost of not to predict a branch is to stall until the data dependency is resolved — 34 cycles on modern intel processors and 23 on AMD processors
- Branch predictions allow the processor to at least make some progress and hide the stalls if we guessed correctly!
- Dynamic branch prediction predict based on prior history
  - Local predictor make predictions based on the state of each branch instruction
  - Global predictor make predictions based on the state from all branches
  - Both are not perfect hybrid predictors
    - Tournament
    - Perceptron
  - All modern processors have branch predictors!