

# Memory Hierarchy (2): The A, B, Cs of Your Cache

Hung-Wei Tseng

#### Recap: von Neuman Architecture








#### **Program**


9f00bb27 509cbd23 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3 00c2e800 0000008 00c2f000 0000008 00c2f800 00c2f800 00c30000 00c30000 0000008

Storage

#### Recap: Performance gap between Processor/Memory



**Memory Hierarchy** 



#### How can "memory hierarchy" help in performance?

 Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the desired data/instructions. what's the

average CPI (pick the closest one)? CPU

CPU cycle time =  $\frac{1}{4 \times 10^9}$  = 0.25ns

Each \$  $access = \frac{0.5}{0.25} = 2$  cycles

B. 8


D. 12

$$1 - 90\%$$
DRAM
$$Each \ DRAM \ access = \frac{13.75}{0.25} = 55 \ cycles$$

E. 67 
$$CPI_{average} = 1 + 100\% \times [2 + (1 - 90\%) \times 55] + 20\% \times [2 + (1 - 90\%) \times 55] = 10 \text{ cycles}$$

L1\$

#### L1? L2? L3?



#### **Outline**

- The "predictable" code behavior
- Designing a cache that captures the predictability
- Estimating the code performance on cache

# The predictability of your code



### Locality of data

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

### **Data locality**

Which description about locality of arrays matrix and vector in the following

```
code is the most accurate?
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
        cutput[i] = result;
}</pre>
spatial locality:
    matrix[0][0], matrix[0][2], ...
    vector[0], vector[1], ..., vector[n]
    temporal locality:
    reuse of vector[0], vector[1], ...,
        cutput[i] = result;
}
```

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

#### Code also has locality

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

## Locality


- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then PC + 4

# Most of time, your program is just visiting a very small amount of data/instructions within a given window

- Typically tens of static instructions at most several KBs
- Data program can read/write the same data many times (e.g., vectors in matrix-vector product)

## Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - We need to "cache consecutive memory locations" every time the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
  - Code loops, frequently invoked functions
    - Typically tens of static instructions at most several KBs
  - Data program can read/write the same data many times (e.g., vectors in matrix-vector product)



### **Block and the memory space**

**<u><u></u> Example 1 Example 2 Example 3 Example 3 Example 4 Example 3 Example 4 Example 3 Example 4 Example 3 Example 4 Example 4 Example 3 Example 4 Example 4 Example 4 Example 5 Example 4 Example 5 Example 6 Example 6** </u>

"blocks" (e.g., 16-byte) GG GG DD GG GG


Processor Core

#### When there is a "movl"

movl (0x0024), %eax movl (0x0020), %eax

Registers

#### Every "movl" has to visit the slow memory!



Let's cache a "block"! **Processor** Core EE Registers Caching a block helps exploit "spatial locality"! EE BB GG AA EE DD EE GG GG CC FF DD DD EE GG

### **Recap: Locality**

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Simply caching one block isn't enough

## Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - We need to "cache consecutive memory locations" every time
  - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
  - We need to "cache frequently used memory blocks"
  - the cache should store a few blocks everal KBs
  - the cache must be able to distinguish blocks



# How to tell who is there?

**0123456789ABCDEF** This is CS 203: **Advanced Compute** r Architecture! This is CS 203: Advanced Compute r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203:

Processor Core Let's cache a "block"!
mov1 (0x0024), %eax
mov1 (0x0020), %eax

Registers



EE FF EE FF BB DD НН CC GG CC BB CC DD GG BB CC DD HH GG DD GG GG CC GG the address in each block starts with the same "prefix"

### Processor Core Registers

#### How to tell who is there?

tag array

the common address prefix in each block

This is CS 203:
Advanced Compute
r Architecture!
This is CS 203:
Advanced Compute
r Architecture!
This is CS 203:
Advanced Compute
r Architecture!
This is CS 203:
Advanced Compute
r Architecture!
This is CS 203:
Advanced Compute
r Architecture!
This is CS 203:

How to tell will block offset

tag

Tell if the block here can be used Tell if the block here is modified

tag data 0123456789ABCDEF

Registers

**Processor** 


Core

1w 0x0008

lw 0x4848

0x404 not found,
go to lower-level memory

			<b>0123456789ABCDEF</b>
1	1	0x000	This is CSE1 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:



Tell if the block here can be used Tell if the block here is modified

Val		tag	data 0123456789ABCDEF
1	1	0x000	This is CSE1 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

Processor Core

Registers

load

Hash-like structure — direct-mapped cache

**V D** data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is **CS** 203: Advanced Compute 0x31 r Architecture! 0x45 0x404 This is CS 203: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CS 203: 0 **0xCB Advanced Compute** 

0x8A

0x60

0x70

0x10

0x11

r Architecture!

This is CS 203:

r Architecture!

This is CS 203:

**Advanced Compute** 

0

0

#### **Blocksize** == Linesize

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE_ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
                                        10
    LEVEL2_CACHE_LINESIZE
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```

**Processor** Core

Registers

Hash-like structure — direct-mapped cache

block offset tag inde load 0x00


0x40 load

0x40 not found, go to lower-level memo

The biggest issue with hash is — Collision!

V	D	tag	data 0123456789ABCDEF
1	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:

#### Way-associative cache



## What is Associativity?

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
    LEVEL2_CACHE_LINESIZE
                                        64
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4_CACHE_LINESIZE
```

# The A, B, Cs of your cache

#### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Linesize)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



## Corollary of C = ABS

tag index offset 0b0000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address\_length lg(S) lg(B)
  - address\_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block\_size) % S = set index



## **NVIDIA Tegra X1**

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



## **NVIDIA Tegra X1**

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

#### Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above

$$32 \times 1024 = 4 \times 64 \times S$$
 $S = 128$ 
 $Offset = log_2(64) = 6$ 
 $Index = log_2(128) = 7$ 
 $Tag = 64 - 7 - 6 = 51$ 

 $C = A \times B \times S$ 



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 48KB, 12-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 48KB, 12-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct

$$C = A \times B \times S$$
  
 $48 \times 1024 = 12 \times 64 \times S$   
 $S = 64$   
 $Offset = log_2(64) = 6$   
 $Index = log_2(64) = 6$   
 $Tag = 64 - 6 - 6 = 52$ 

# Put everything all together: How cache interacts with CPU

### The complete picture

Processor Core Registers movl %rax,

Processor sends memory access request to L1-\$

- if hit
  - Read return data
  - Write update & set DIRTY
- if miss

Select a victim block

- If the target "set" is not full select an empty/invalidated block as the victim block
- If the target "set is full select a victim block using some policy

**OXDEADBE** If the victim block is "dirty" & "valid"

Write back the block to lower-level memory hierarchy

Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

**Nrite &Set dirty** Ifetch block ▲ return block · LRU is preferred — to exploit temporal locality!


write back

write back fetch block return block 0 x ?a???BE

0xDEADBE

**DRAM** 

### Processor/cache interaction



- Processor sends memory access request to L1-\$
  - if hit
    - return data

if miss

# What if we run out of \$ blocks?<sub>m lower-level</sub>

Tetch block A return block

0xDEADBE 0xDEADBE

memory hierarchy and place in the cache

L2\$
fetch block return block
0xDEADBE 0xDEADBE
DRAM

# Considering we have limited space in \$



- Processor sends memory access request to L1-\$
  - if hit

# mov1 (0x1 What if the victim block is modified?


— ignoring the update is not on lower-level

fetch block A return block memory hierarchy and place in the cache and 0xacceptable data

L2\$ fetch block **Areturn** block 0xDEADBE **0xDEADBE DRAM** 

- If there an empty block place the data there
- If NOT (most frequent case) select a victim block
  - Least Recently Used (LRU) policy

# Considering a victim block may be modified



- Processor sends memory access request to L1
  - if hit
    - return data
  - if miss

# When do I mark a block as modified? return data

write back
0x???BE | fetch block | return block
0xDEADBE | 0xDEADBE

**DRAM** 

- If there an empty block place the data there
- If NOT (most frequent case) select a victim block
  - Least Recently Used (LRU) policy
- If the victim block is "dirty" & "valid"
  - Write back the block to lower-level memory hierarchy

# Considering we have "writes"



- Processor sends memory access request to L1-\$
  - if hit
    - Read: Return data
    - Write: Update "ONLY" in L1 and set DIRTY

#### if miss

- Fetch the requesting block from lower-level memory hierarchy and place in the cache and then return data
  - If there an empty block place the data there
  - If NOT (most frequent case) select a victim block
    - Least Recently Used (LRU) policy
  - If the victim block is "dirty" & "valid"
    - Write back the block to lower-level memory hierarchy
  - Write: Update "ONLY" in L1 and set DIRTY

- movl %rax, (0xDEADBEEF) Write & Set dirty
  Write & Set dirty

L2 \$
write back | | fetch block ≱return

**DRAM** 

#### Announcement

- Assignment #2 due tonight
  - Review the "demo"s of previous lectures if you need inspiration for programming assignment
  - You should run the experiments yourself and calculate results based on that
    - Everyone should have a different answer
    - The autograder won't credit you if your answer does not contain working progress, equations in LaTeX format (if appropriate) and numbers from your experiments
    - We won't give you credits if you don't show your equations but only answers in the midterm either
  - If you consult your classmates, you need to put their names in the cell where you state your name
- Reading quiz #3 due next Tuesday before the lecture
- Assignment #3 will be ready this weekend
  - Please check our course website https://www.escalab.org/classes/cs203-2024sp/

# Computer Science & Engineering

203



