
Modern Processor Design (IV): Can't Hardly Wait

Hung-Wei Tseng

Recap: Branch Prediction

- cmpq %rdx, %rdi
- .L3 ② jne
- ret
- something ...




We can execute

right!

Make guesses here

Recap: What if we are wrong?



Recap: Branch predictors in processors

- The Intel Pentium MMX, Pentium II, and Pentium III have local branch predictors with a local 4-bit history and a local pattern history table with 16 entries for each conditional jump.
- Global branch prediction is used in Intel Pentium M, Core, Core 2, and Silvermont-based Atom processors.
- Tournament predictor is used in DEC Alpha, AMD Athlon processors
- The AMD Ryzen multi-core processor's Infinity Fabric and the Samsung Exynos processor include a perceptron based neural branch predictor.

Demo: Popcount

• Given a 64-bit integer number, find the number of 1s in its binary representation.

• Example 1:

Input: 59487

Output: 10

Explanation: 59487's binary

representation is

Ob1110100001011111

```
int main(int argc, char *argv[]) {
     uint64_t key = 0xdeadbeef;
     int count = 1000000000;
     uint64_t sum = 0;
     for (int i=0; i < count; i++)
         sum += popcount(RandLFSR(key));
     printf("Result: %lu\n", sum);
     return sum;
```

Five implementations

Which of the following implementations will perform the best on modern pipeline

processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
line int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0:
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

Why is B better than A?

```
inline int popcount(uint64_t x){
   int c=0;
   while(x) {
        c += x & 1;
        x = x >> 1;
    }
   return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
%eax, %ecx
            movl
                    $1, %ecx
            andl
                    %ecx, %edx
            addl
            shrq
                    %rax
                                       %ecx, %eax
                               movl
            jne
                     .L6
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
            5*n instructions
                                       %rcx, %rdx
                               movq
                               shrq
                                       %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                                       %rcx, %rax
                               movq
                               shrq
                                       $2, %rax
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
                                       %rcx, %rdx
                               movq
15*(n/4) = 3.75*n instructions
                               shrq
                                       $3, %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                               shrq
                                       $4, %rcx
                               jne
                                        .L6
```

Only one branch for four iterations in A

Why is C better than B?

 How many of the following statements explains the reason why B outperforms C with compiler optimizations

C has lower dynamic instruction count than B conly needs one load, one shift, the same amount of iterations

② C has significantly lower branch mis-prediction rate than B

—the same number being predicted. ③ C has significantly fewer branch instructions than B —the same amount of branches

4 C can incur fewer data hazards

— Probably not. In fact, the load may have negative

effect without architectural supports

A. 0

D. 3

```
inline int popcount(uint64_t x) {
        int c = 0;
        int table[16] = \{0, 1, 1, 2, 1,
   2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
        while(x)
0
            c += table[(x & 0xF)];
            x = x \gg 4;
        return c;
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x)
     c += x & 1;
     x = x \gg 1;
     c += x \& 1;
     x = x \gg 1;
     c += x \& 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
   return c;
```

Outline

- Programming on processors with advanced branch predictors (cont.)
- Data hazards
- Hardware optimizations for data hazards



Why is D better than C?

- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D can incur fewer data hazards than C

```
A. O
B. 1
C. 2
D. 3
E. 4
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

Why is D better than C?

- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - ① D can incur fewer data hazards than C

```
A. O
B. 1
C. 2
D. 3
E. 4
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

Loop unrolling eliminates all branches!

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1, 2, 2, 3, 1, 2, 2, 3, 2, 3, 4\};
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
     return c;
```

Why is D better than C?

 How many of the following statements explains the main reason why B outperforms C with compiler optimizations

The Down of the Do

— Compiler can do loop unrolling — no branches

D has significantly lower branch mis-prediction rate than C

— Could be

D has significantly fewer branch instructions than C

D can incur fewer data hazards than C

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

- maybe eliminated through loop unrolling...

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```



- How many of the following statements explains the main reason why
 - B outperforms C with compiler optimizations
 - ① E has the most dynamic instruction count
 - ② E has the highest branch mis-prediction rate
 - ③ E has the most branch instructions
 - E can incur the most data hazards than others
 u

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

- How many of the following statements explains the main reason why
 - B outperforms C with compiler optimizations
 - ① E has the most dynamic instruction count
 - ② E has the highest branch mis-prediction rate
 - ③ E has the most branch instructions
 - E can incur the most data hazards than others
 —

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

.L11:

subl

jne

\$1, %edi

.L12

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

ш

```
%r9, %rcx
        movq
        andl
                $15, %ecx
        movslq (%r8,%rcx,4), %rcx
        addq
                %r8, %rcx
        notrack jmp
                        *%rcx
.L7:
                .L5-.L7
        .long
        .long
                .L10-.L7
        .long
                .L10-.L7
                .L9-.L7
        .long
                                    .L9:
        .long
                .L10-.L7
                .L9-.L7
        .long
                                             .cfi_restore_state
                .L9-.L7
        .long
                                             add1
                                                      $2, %eax
                .L8-.L7
        .long
                                                      .L5
                                             imp
                .L10-.L7
        .long
                                             .p2align 4,,10
        .long
                .L9-.L7
                                             .p2align 3
        .long
                .L9-.L7
                                    .L10:
                .L8-.L7
        .long
                                             addl
                                                      $1, %eax
        .long
                .L9-.L7
                                                      .L5
                                             jmp
        .long
                .L8-.L7
                                             .p2align 4,,10
        .long
                .L8-.L7
        .long
                .L6-.L7
                                             .p2align 3
.L8:
                                    .L6:
        addl
                $3, %eax
                                             addl
                                                      $4, %eax
.L5:
                                                      .L5
                                             jmp
                $4, %r9
        shrq
                $1, %rsi
        subq
                .L11
        ine
        cltq
        addq
                %rax, %rbx
```

How many of the following statements explains the main reason why

B outperforms C with compiler optimizations

- ① E has the most dynamic instruction count
- E has the highest branch mis-prediction rate
- ③ E has the most branch instructions
- 4 E can incur the most data hazards than others

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c:
```

Hardware acceleration

- Because popcount is important, both intel and AMD added a POPCNT instruction in their processors with SSE4.2 and SSE4a
- In C/C++, you may use the intrinsic "_mm_popcnt_u64" to get # of "1"s in an unsigned 64-bit number
 - You need to compile the program with -m64 -msse4.2 flags to enable these new features

```
#include <smmintrin.h>
inline int popcount(uint64_t x) {
     int c = _mm_popcnt_u64(x);
     return c;
```

Summary of popcounts

	ET	IC	IPC/ILP	# of branches	Branch mis- prediction rate
A	22.21	332 Trillions	2.88	65 Trillions	1.13%
В	12.29	287 Trillions	4.52	17 Trillions	0.04%
С	5.01	102 Trillions	3.95	17 Trillions	0.04%
D	3.73	80 Trillions	4.13	1 Trillions	~0%
E	54.4	173 Trillions	0.61	44 Trillions	18.6%
SSE4.2	1.57	22 Trillions	2.7	1 Trillions	~0%

Recap: Which swap is faster?

```
void regswap(int* a, int* b) {
   int temp = *a;
   *a = *b;
   *b = temp;
}
```

```
void xorswap(int* a, int* b) {
    *a ^= *b;
    *b ^= *a;
    *a ^= *b;
}
```

- Both version A and B swaps content pointed by a and b correctly. Which version of code would have better performance?
 - A. Version A
 - B. Version B
 - C. They are about the same (sometimes A is faster, sometimes B is)

Data hazards

Data hazards

- An instruction currently in the pipeline cannot receive the "logically" correct value for execution
- Data dependencies
 - The output of an instruction is the input of a later instruction
 - May result in data hazard if the later instruction that consumes the result is still in the pipeline



How many data dependencies do we have?

How many pairs of data dependences are there in the following x86 instructions?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

```
int temp = *a;
*a = *b;
*b = temp;
```

```
A. 1
```

B. 2

C. 3

D. 4

E. 5



How many dependencies do we have?

int temp = *a;

*a = *b;

*b = temp;

How many pairs of data dependences are there in the following x86 instructions?

```
(%rdi), %eax
movl
         (%rsi), %edx
movl
        %edx (%rdi)
movl
        %eax, (%rsi)
movl
 A. 1
 C. 3
 D. 4
 E. 5
```



How many data dependencies do we have?

How many pairs of data dependences are there in the following x86 instructions?

```
movl (%rdi), %eax
xorl (%rsi), %eax
movl %eax, (%rdi)
xorl (%rsi), %eax
movl %eax, (%rsi)
xorl %eax, (%rdi)
```

```
*a ^= *b;
*b ^= *a;
*a ^= *b;
```

- A. 1
- B. 2
- C. 3
- D. 4
- E. 5



How many dependencies do we have?

*a ^= *b;

*b ^= *a;

*a ^= *b;

How many pairs of data dependences are there in the following x86 instructions?

```
movl
         (%rdi), %eax
         (%rsi), %eax
xorl
        %eax, (%rdi)
movl
         (%rsi), %eax
xorl
        %eax, (%rsi)
movl
xorl
 A. 1
 B. 2
 C. 3
 D. 4
```

```
40
```



Data hazards?

• How many pairs of data dependences in the following x86 instructions will result in data hazards if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4



Data hazards?


• How many pairs of data dependences in the following x86 instructions will result in data hazards if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
(%rdi), %eax
movl
                                M1
                                    M2
                                        M3
                                                WB
                                            M4
         (%rsi), %edx
movl
                             IF
                                                M4
                                                    WB
                                ID
         %edx, (%rdi)
                                           M2 M3
                                 IF.
                                                    M4
movl
                                                M2
                                                    M3
         %eax, (%rsi)
movl
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4

Data hazards

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```



%edx does not have our desired value

Solution 1: Let's try "stall" again

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

we have the value for %edx already! Why another cycle?

```
WB
          (%rdi),
                                             M3
                                                 M4
movl
                    %eax
                                     M1
                                                          WB
                                             M2
                                                 M3
          (%rsi), %edx
                                         M1
movl
                                     IF
                                              ID
                                                  ID
                                                      ID
                                                           ID
                                                               M1
                                                                   M2
          %edx, (%rdi)
                                         ID
movl
                                         IF
                                                  IF
                                                       IF
                                                           IF
                                                               ID
                                                                   M1
                                                                       M2
                                                                           M3
          %eax, (%rsi)
movl
```

4 additional cycles

Solution 1: Let's try "stall" again

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```


we have the value for %edx already!
Why another cycle?

	IF	ID	ALU/BR/M1	M2	М3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)				(2)	(1)
8	(4)	(3)					(2)
9		(4)	(3)				
10			(4)	(3)			
11				(4)	(3)		
12					(4)	(3)	
13						(4)	(3)
14							(4)

Solution 2: Data forwarding

 Add logics/wires to forward the desired values to the demanding instructions

Data "forwarding"





 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4



How many data dependencies are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl
          (%rdi), %eax
                                         M2
                                     M1
                                              M3
                                                  M4
                                                       WB
          (%rsi), %edx
                                                       M4
                                                           WB
movl
                                IF.
                                         M1
                                              M2
                                                  M3
                                     ID
          %edx (%rdi)
                                                           M1
                                                                M2
                                                                    M3
movl
                                                       ID
                                     IF
                                         ID
                                              ID
                                                   ID
                                                                         M4
                                                                             WB
          %eax, (%rsi)
                                          IF
                                              IF.
                                                                             M4
                                                   IF
                                                       IF
                                                                M1
                                                                    M2
                                                                        M3
movl
                                                            ID
```

3 additional cycles

```
int temp = *a;
*a = *b;
*b = temp;
```

A. 0
B. 1
C. 2
D. 3
E. 4

Solution 2: Data forwarding

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```

	IF	ID	ALU/BR/M1	M2	М3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)	data fo	rwa	rding_	(2)	(1)
8		(4)	(3)				(2)
9			(4)	(3)			
10				(4)	(3)		
11					(4)	(3)	
12						(4)	(3)
13							(4)
14							



How many of data hazards w/ Data Forwarding?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

```
① movl (%rdi), %eax
② xorl (%rsi), %eax
③ movl %eax, (%rdi)
④ xorl (%rsi), %eax
```

- ⑤ movl %eax, (%rsi)
- ⑤ xorl %eax, (%rdi)
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4



How many of data hazards w/ Data Forwarding?

• How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

① movl ② xorl ③ movl ④ xorl ⑤ movl ⑥ xorl	<pre>(%rdi), %eax (%rsi), %eax %eax, (%rdi) (%rsi), %eax %eax, (%rsi) %eax, (%rdi)</pre>
A. 0 B. 1 C. 2 D. 3	

an	xor	ı tal	<u>Ke 4 cycles</u>	3:			
	IF	ID	ALU/BR/M1	M2	М3	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)		(1)			
5	(3)	(2)			(1)		
6	(3)	(2)				(1)	
7	(4)	(3)	(2)				(1)
8	(4)	(3)		(2)			
9	(4)	(3)			(2)		
10	(4)	(3)				(2)	
11	(5)	(4)	(3)				(2)
12	(6)	(5)	(4)	(3)			
13	(6)	(5)		(4)	(3)		
14	(6)	(5)			(4)	(3)	
15	(6)	(5)				(4)	(3)
16		(6)	(5)				(4)
17			(6)	(5)			
18				(6)	(5)		
19					(6)	(5)	
20						(6)	(5)
21							(6)
22							

Let's extend the example a bit...

62

```
for(i = 0; i < count; i++) {
     int64_t temp = a[i];
     a[i] = b[i];
     b[i] = temp;
  .L9:
             (%rdi,%rax), %rsi
     movq
             (%rcx,%rax), %r8
     movq
             %r8, (%rdi,%rax)
     movq
             %rsi, (%rcx,%rax)
     movq
             $8, %rax
     addq
             %r9, %rax
     cmpq
     jne
             .L9
             (%rdi,%rax), %rsi
     movq
             (%rcx,%rax), %r8
     movq
             %r8, (%rdi,%rax)
     movq
             %rsi, (%rcx,%rax)
     movq
     addq
             $8, %rax
             %r9, %rax
     cmpq
             .L9
     jne
```

	IF	ID	ALU/BR/M1	M2	М3	M4/XORL	WB	
1	(1)							
2	(2)	(1)				10 cycl	es fo	r 7
3	(3)	(2)	(1)			instru		
4	(4)	(3)	(2)	(1)		mstra	Ction	3
5	(4)	(3)		(2)	(1)	CPI =	<u>: 1.43</u>	3
6	(4)	(3)			(2)	(1)	_	
7	(4)	(3)				(2)	(1)	
8	(5)	(4)	(3)				(2)	
9	(6)	(5)	(4)	(3)				
10	(7)	(6)	(5)	(4)	(3)			
11	(8)	(7)	(6)	(5)	(4)	(3)		
12	(9)	(8)	(7)	(6)	(5)	(4)	(3)	
13	(10)	(9)	(8)	(7)	(6)	(5)	(4)	
14	(11)	(10)	(9)	(8)	(7)	(6)	(5)	
15	(11)	(10)		(9)	(8)	(7)	(6)	
16	(11)	(10)			(9)	(8)	(7)	
17	(11)	(10)				(9)	(8)	
18	(12)	(11)	(10)				(9)	
19	(13)	(12)	(11)	(10)				
20	(14)	(13)	(12)	(11)	(10)			
21		(14)	(13)	(12)	(11)	(10)		
22			(14)	(13)	(12)	(11)	(10)	



The effect of code optimization

 By reordering which pair of the following instruction stream can we reduce stalls without affecting the correctness of the code?

```
(%rdi,%rax), %rsi
① movq
       (%rcx,%rax), %r8
② movq

    movq %r8, (%rdi,%rax)

    movq %rsi, (%rcx,%rax)

        $8, %rax
s addq
© cmpq %r9, %rax

  jne
  .L9

A. (1) & (2)
B. (2) & (3)
C. (3) & (5)
D. (4) & (6)
```

E. No ordering can help reduce the stalls



The effect of code optimization

 By reordering which pair of the following instruction stream can we reduce stalls without affecting the correctness of the code?

```
① movq (%rdi,%rax), %rsi
② movq (%rcx,%rax), %r8
③ movq %r8, (%rdi,%rax)
④ movq %rsi, (%rcx,%rax)
⑤ addq $8, %rax
⑥ cmpq %r9, %rax
⑦ jne .L9
```

- A. (1) & (2)
- B. (2) & (3)
- C. (3) & (5)
- D. (4) & (6)
- E. No ordering can help reduce the stalls

for(i = 0; i < count; i++) {</pre>

```
int64_t temp = a[i];
      a[i] = b[i];
      b[i] = temp;
                              .L9:
         (%rdi,%rax), %rsi
                                         (%rcx,%rax), %r8
movq
                                 mova
         (%rcx,%rax), %r8
                                         (%rdi,%rax), %rsi
movq
                                 movq
                                         %r8, (%rdi,%rax)
        %r8, (%rdi,%rax)
                                 mova
movq
                                         %rsi, (%rcx,%rax)
                                 mova
        %rsi, (%rcx,%rax)
movq
                                         $8, %rax
                                 addq
addq
        $8, %rax
                                         %r9, %rax
                                 cmpq
        %r9, %rax
cmpq
                                         .L9
                                 jne
         .L9
jne
                                         (%rcx,%rax), %r8
                                 movq
         (%rdi,%rax), %rsi
movq
                                         (%rdi,%rax), %rsi
                                 movq
        (%rcx,%rax), %r8
mova
                                         %r8, (%rdi,%rax)
                                 movq
        %r8, (%rdi,%rax)
movq
                                         %rsi, (%rcx,%rax)
                                 movq
        %rsi, (%rcx,%rax)
movq
                                         $8, %rax
                                 addq
        $8, %rax
addq
                                         %r9, %rax
                                 cmpq
        %r9, %rax
cmpq
                                 jne
                                         .L9
         .L9
jne
                                                 68
```

		IF	ID	ALU/BR/M1	M2	M3	M4/XORL	WB
	1	(1)					_	_
	2	(2)	(1)			9	cycles '	for 7
	3	(3)	(2)	(1)		ir	nstructi	one
	4	(4)	(3)	(2)	(1)			
	5	(4)	(3)	•	(2)	(1)	CPI = 1.	29
	6	(4)	(3)		•	(2)	(1)	
	7	(5)	(4)	(3)		• 7	(2)	(1)
	8	(6)	(5)	(4)	(3)		` ^	(2)
	9	(7)	(6)	(5)	(4)	(3)		
-	10	(8)	(7)	(6)	(5)	(4)	(3)	
	11	(9)	(8)	(7)	(6)	(5)	(4)	(3)
	12	(10)	(9)	(8)	(7)	(6)	(5)	(4)
	13	(11)	(10)	(9)	(8)	(7)	(6)	(5)
	14	(11)	(10)		(9)	(8)	(7)	(6)
	15	(11)	(10)			(9)	(8)	(7)
	16	(12)	(11)	(10)			(9)	(8)
	17	(13)			(10)			(9)
	18	(14)	(13)		(11)	(10)		
	19		(14)	(13)	(12)	(11)	(10)	
	20			(14)	(13)	(12)	(11)	(10)
	21				(14)	(13)	(12)	(11)
	22					(14)	(13)	(12)

```
for(i = 0; i < count; i++) {</pre>
                                                                      ID ALU/BR/M1
                                                                                              M4/XORL
                                                                                    M2
                                                                                         M3
        int64_t temp = a[i];
                                                                  (1)
        a[i] = b[i];
                                                                  (2)
                                                                     (1)
                                                                  (3)
                                                                            (1)
                                                                     (2)
        b[i] = temp;
                                                                  (4)
                                                                            (2)
                                                                                    (1)
                                                                     (3)
                                                                                    (2)
                                                                                          (1)
                                                                                                 (1)
                                                                  (4)
                                                                                          (2)
                                                                     (3)
                                                                  (5)
                                                                            (3)
                                                                                                 (2)
                                                                                                        (1)
                                                                     (4)
                                                                                                        (2)
                               .L9:
                                                                 (6)
                                                                            (4)
                                                                                    (3)
                                                                     (5)
         (%rcx,%rax), %r8
movq
                                           (%rcx,%rax), %r8
                                  mova
                                                                                          (3)
                                                                            (5)
                                                                                    (4)
                                                                     (6)
         (%rdi,%rax), %rsi
movq
                                           (%rdi,%rax), %rsi<sub>10</sub>
                                  mova
                                                                                          (4)
                                                                 (8)
                                                                            (6)
                                                                                                 (3)
                                                                                    (5)
        %r8, (%rdi,%rax)
movq
                                           %r8, (%rdi,%rax)
                                  mova
                                                                 (9)
                                                                            (7)
                                                                                    (6)
                                                                                         7 cycles for 7
        %rsi, (%rcx,%rax)
                                           %rsi, (%rcx,%rax)<sub>12</sub> (10)
movq
                                  mova
                                                                            (8)
                                                                                    (7)
addq
         $8, %rax
                                           $8, %rax
                                  addq
                                                              13 (11) (10)
                                                                                    (8)
                                                                            (9)
        %r9, %rax
cmpq
                                           (%rcx,%rax), %r8
                                  mova
jne
         .L9
                                                              14 (12) (11)
                                                                            (10)
                                                                                    (9)
                                           (%rdi,%rax), %rsi
                                  movq
         (%rcx,%rax), %r8
movq
                                                              15 (13) (12)
                                                                            (11)
                                                                                    (10)
                                                                                          (9)
                                                                                                 (8)
                                                                                                        (7)
                                           %r9, %rax
                                  cmpq
         (%rdi,%rax), %rsi
movq
                                                                                                        (8)
                                                              16 (14) (13)
                                                                            (12)
                                                                                    (11)
                                                                                         (10)
                                                                                                 (9)
                                            .L9
                                  jne
        %r8, (%rdi,%rax)
movq
                                                                            (13)
                                                                                    (12)
                                                                                         (11)
                                                                                                        (9)
                                           %r8, (%rdi,%rax)
                                                                     (14)
                                                                                                (10)
                                  mova
        %rsi, (%rcx,%rax)
movq
                                           %rsi, (%rcx,%rax)18
                                                                                                        (10)
                                                                            (14)
                                                                                    (13)
                                                                                         (12)
                                                                                                 (11)
                                  mova
        $8, %rax
addq
        Compiler cannot optimize across branch 20
                                                                                    (14)
                                                                                         (13)
                                                                                                (12)
                                                                                                        (11)
cmpq
                                                                                         (14)
                                                                                                (13)
                                                                                                        (12)
jne
             since it's predicted during runtime!
                                                              21
                                                                                                        (13)
                                                                                                (14)
                                                              22
                                                                                                        (14)
```

Computer Science & Engineering

Yesterday's history. Tomorrow's the future.
Tonight's the party.



Can't Hardly Wait

AND WAS AND THE PROPERTY OF T

203

