
Modern Processor Design (II): What's Next?

Hung-Wei Tseng

von Neuman Architecture









Program

00c2e800 00000008 00c2f000 00000008 00c2f800 00000008 00c30000 00000008

Storage


Recap: Microprocessor — a collection of functional units













Functional Units of a Microprocessor



Pipelining




Three types of pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that

Takeaways: Pipeline

- Modern processors are pipelined to improve the throughput and hardware utilization
- We cannot achieve the optimal throughput as we have pipeline hazards
 - Structural hazards pipeline elements do not allow two instructions to perform their tasks at the same cycle
 - Control hazards the pipeline cannot continuously fetch/feed instructions due to the uncertainty of the upcoming instruction
 - Data hazards the correct input of an instruction is not generated yet
- Stall can address the issue but slow
- Improve the pipeline unit design to allow parallel execution
 - Write-first, read later register files
 - Split L1-Cache
 - Force all instructions go through exactly the same number of stages
 - Non-blocking, multiple-banked cache/memory

Recap: Microprocessor



Outline

- Control Hazards
- Branch prediction
 - Basic two-bit local predictor
 - Two-bit global predictor
 - Perceptron
 - Hybrid predictors
 - TAGE
 - Tournament


Control Hazards

Why can't we proceed without stalls/no-ops?

- How many of the following statements are true regarding why we have to stall for each branch in the current pipeline processor
 - ① The target address when branch is taken is not available for instruction fetch stage of the next cycle
 - ② The target address when branch is not-taken is not available for instruction fetch stage of the next cycle
 - 3 The branch outcome cannot be decided until the comparison result of ALU is not out
 - 4 The next instruction needs the branch instruction to write back its result
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4



Control Hazard



Why can't we proceed without stalls/no-ops?

- How many of the following statements are true regarding why we have to stall for each branch in the current pipeline processor
 - The target address when branch is taken is not available for instruction fetch stage of the next cycle
 - ② The target address when branch is not-taken is not available for instruction fetch stage of the next cycle
 - The branch outcome cannot be decided until the comparison result of ALU is not out
 - 4 The next instruction needs the branch instruction to write back its result
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Why can't we proceed without stalls/no-ops?


- How many of the following statements are true regarding why we have to stall for each branch in the current pipeline processor
 - The target address when branch is taken is not available for instruction fetch stage of the next cycle You need a cheatsheet for that branch target buffer
 - ② The target address when branch is not-taken is not available for instruction fetch stage of the next cycle.
 - stage of the next cycle

 You need to predict that history/states


 The branch outcome cannot be decided until the comparison result of ALU is not out
 - 4 The next instruction needs the branch instruction to write back its result
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Dynamic Branch Prediction

Microprocessor with a "branch predictor"



Detail of a basic dynamic branch predictor




2-bit/Bimodal local predictor

- Local predictor every branch instruction has its own state
- 2-bit each state is described using 2 bits
- Change the state based on actual outcome
- If we guess right no penalty

 If we guess wrong — flush (clear pipeling) registers) for mis-predicted instructions that are currently in IF and ID stages and laken reset the PC


branch PC target PC 0x400048 10 0x400032 **Predict Taken** 0x400080 0x400068 0x401100 0x401080 00 0x4000F8 0x400100



Not taken

Weak

Strong





 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

(assume all states started with 00)

```
A. ~25%
```



 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

(assume all states started with 00)

A. ~25%

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

i	branch?	state	prediction	actual
0	X	00	NT	Т
1	Υ	00	NT	Т
1	X	01	NT	NT
2	Υ	01	NT	Т
2 2 3	X	00	NT	Т
3	Y	10	Т	Т
3	X	01	NT	NT
4	Y	11	Т	Т
4	X	00	NT	Т
5	Υ	11	Т	Т
5	X	01	NT	NT
6	Y	11	Т	Т
6	X	00	NT	Т
7	Υ	11	Т	Т

 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Br Can we do a
    a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branchetter job?</pre>
```

(assume all states started with 00)

A. ~25%

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

i	branch?	state	prediction	actual
0	Χ	00	NT	Т
1	Y	00	NT	Т
1	X	01	NT	NT
2	Υ	01	NT	Т
2 2 3	X	00	NT	Т
	Υ	10	Т	Т
3	Χ	01	NT	NT
4	Υ	11	Т	Т
4	X	00	NT	Т
5	Υ	11	Т	Т
5	Χ	01	NT	NT
6	Υ	11	Т	Т
6	X	00	NT	Т
7	Y	11	Т	Т

Two-level global predictor

Marius Evers, Sanjay J. Patel, Robert S. Chappell, and Yale N. Patt. 1998. An analysis of correlation and predictability: what makes two-level branch predictors work. In Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98).

 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

(assume all states sta**repeats** all the time to the states are peats at the time to the states are peats at the states are peats at the time to the states are peats at the states are peats are peats at the states are peats at the states

Λ	~25%
҆҆҆҆҆҆҆҆҆҆҆҆҆҆	~25/0

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

ł	Y	01	NT	Т
•	X	OO	NT	Т
	me	10	Т	Т
3	X	01	NT	NT
3	Υ	11	Т	Т
4	X	00	NT	Т
4	Υ	11	Т	Т
5	X	01	NT	NT
5	Υ	11	Т	Т
6	X	00	NT	Т
6	Υ	11	Т	Т

branch? state prediction actual

NT

NT

NT


NT

00

00

01

Detail of a basic dynamic branch predictor



Performance of GH predictor

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

Near perfect after this

i	branch?	GHR	state	prediction	actual
0	X	000	00	NT	Т
0	Y	001	00	NT	Т
1	Χ	011	00	NT	NT
1	Y	110	00	NT	Т
2	Χ	101	00	NT	Т
2	Y	011	00	NT	Т
3	Χ	111	00	NT	NT
3	Y	110	01	NT	Т
4	Χ	101	01	NT	Т
4	Υ	011	01	NT	Т
5	Χ	111	00	NT	NT
5	Y	110	10	Т	Т
6	Χ	101	10	Т	Т
6	Y	011	10	Т	Т
7	Χ	111	00	NT	NT
7	Y	110	11	Т	Т
8	Χ	101	11	Т	Т
8	Y	011	11	Т	Т
9	X	111	00	NT	NT
9	Y	110	11	Т	Т
10	X	101	11	Т	Т
10	Y	011	11	Т	Т



Better predictor?

 Consider two predictors — (L) 2-bit local predictor with unlimited BTB entries and (G) 4-bit global history with 2-bit predictors. How many of the following code snippet would allow (G) to outperform (L)?

```
i = 0;
do {
    if( i % 10 != 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);
```

```
i = 0;
do {
    a[i] += i;
} while ( ++i < 100);</pre>
```

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
i = 0;
do {
    j = 0;
    do {
        sum += A[i*2+j];
    }
    while( ++j < 2);
} while ( ++i < 100);</pre>
```

```
i = 0;
do {
    if( rand() %2 == 0)
        a[i] *= 2;
        a[i] += i;
} while ( ++i < 100)</pre>
```



Better predictor?

• Consider two predictors — (L) 2-bit local predictor with unlimited BTB entries and (G) 4-bit global history with 2-bit predictors. How many of the

following code snippet would allow (G) to outperform (L)?

```
i = 0;
do {
    if( i % 10 != 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);
```

```
i = 0;
do {
    a[i] += i;
} while ( ++i < 100);</pre>
```

```
i = 0;
do {
    j = 0;
do {
    sum += A[i*2+j];
}
    while( ++j < 2);
} while ( ++i < 100);</pre>
```

```
L_could be better
do {
    if( rand() %2 == 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)</pre>
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4


Demo revisited: evaluating the cost of mis-predicted branches

- Compare the number of mis-predictions
- Calculate the difference of cycles
- We can get the "average CPI" of a mis-prediction!

34 cycles!!!

Announcement

- Reading quiz due next Tuesday
- Assignment #4 due next Thursday
 - Please start early
- Please help us test "Aqua"



Computer Science & Engineering



203

