
Memory hierarchy (3): the causes of cache misses and how to address them — the hardware version


Hung-Wei Tseng

The "latency" gap between CPU and DRAM



Recap: Memory Hierarchy **Processor** fastest 1 **Processor** < 1ns Core fastest L1\$ Registers 32 or L2\$ SRAM\$ a few ns L3\$ larger GBs **DRAM** tens of ns TBs Storage us/ms larger

Way-associative cache




Recap: C = ABS

memory address:

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- **B**: **B**lock Size (Linesize)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache
- number of bits in block offset lg(B)
- number of bits in set index: lg(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block_size) % S = set index

set block tag index offset 0b00001000000100001000

Processor/cache interaction



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY
 - if miss
 - If there an empty block place the data there
 - If NOT (most frequent case) select a victim block
 - Least Recently Used (LRU) policy
 - If the victim block is "dirty" & "valid"
 - Write back the block to lower-level memory hierarchy
 - If write-back or fetching causes any miss, repeat the same process
 - Fetch the requesting block from lower-level memory hierarchy and place in the cache
 - Present the write "ONLY" in L1 and set DIRTY

NVIDIA Tegra Orin 100% miss rate!

• Size 64KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b000100</mark> 000000000000000	0x4	0x0	Miss	
b[0]	0x20000	0 <mark>b001000</mark> 00000000 <mark>0000000</mark>	0x8	0x0	Miss	
c[0]	0x30000	0 <mark>b001100</mark> 0000000 <mark>000000</mark>	0xC	0x0	Miss	
d[0]	0x40000	0 <mark>b010000</mark> 00000000 <mark>0000000</mark>	0x10	0x0	Miss	
e[0]	0x50000	0 <mark>b010100</mark> 0000000 <mark>0000000</mark>	0x14	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b000100</mark> 00000000000000000	0x4	0x0	Miss	b[0-7]
b[1]	0x20008	0 <mark>b001000</mark> 00000000 <mark>001000</mark>	8x0	0x0	Miss	c[0-7]
c[1]	0x30008	0 <mark>b001100</mark> 00000000 <mark>001000</mark>	0xC	0x0	Miss	d[0-7]
d[1]	0x40008	0 <mark>b010000</mark> 00000000 <mark>001000</mark>	0x10	0x0	Miss	e[0-7]
e[1]	0x50008	0 <mark>b010100</mark> 0000000000000000	0x14	0x0	Miss	a[0-7]
	:		:	:		<u>:</u>
:				•	:	

NVIDIA Tegra Orin

- D-L1 Cache configuration of NVIDIA Tegra Orin
 - Size 64KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

During examines/interviews, why do you (occasionally) don't know the answer?



intel Core i7 14700K

- D-L1 Cache configuration of intel Core i7 14700K's P-Core
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



intel Core i7 14700K

C = ABS

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ for(i = 0; \ i < 512; \ i++) \ \{ \\ e[i] = (a[i] * b[i] + c[i])/d[i]; \\ //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i]  \frac{48 \text{KB} = 12 * 64 * S}{S = 64}   \frac{5 = 64}{\text{offset} = \lg(64) = 6 \text{ bits}}   \frac{6 + \log(64) = 6 \text{ bits}}{\log(64) = 6 \text{ bits}}   \frac{6 + \log(64) = 6 \text{ bits}}{\log(64) = 6 \text{ bits}}
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0b <mark>00010000</mark> 000000000000	00 0x10	0x0	Miss	
b[0]	0×20000	0b <mark>00100000</mark> 0000000000000	00 0x20	0x0	Miss	
c[0]	0x30000	0b <mark>00110000</mark> 000000000000	00 0x30	0x0	Miss	
d[0]	0x40000	0b <mark>01000000</mark> 00000000000000	00 0x40	0x0	Miss	
e[0]	0x50000	0b <mark>01010000</mark> 000000000000	90 0x50	0x0	Miss	
a[1]	0x10008	0b <mark>00010000</mark> 000000000010	00 0x10	0x0	Hit	
b[1]	0x20008	0b <mark>00100000</mark> 000000000010	90 0x20	0x0	Hit	
c[1]	0x30008	0b <mark>00110000</mark> 000000000010	00 0x30	0x0	Hit	
d[1]	0x40008	0b <mark>01000000</mark> 000000000010	00 0x40	0x0	Hit	
e[1]	0x50008	0b <mark>01010000</mark> 000000000010	00 0x50	0x0	Hit	
	<u>:</u>		1	:		<u>:</u>

intel Core i7 14700K (cont.)

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ for(i = 0; \ i < 512; \ i++) \ \{ \\ e[i] = (a[i] * b[i] + c[i])/d[i]; \\ //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i]  \frac{48 \text{KB} = 12 * 64 * S}{S = 64}   \frac{5 = 64}{\text{offset} = \lg(64) = 6 \text{ bits}}   \frac{6 + \log(64) = 6 \text{ bits}}{\log(64) = 6 \text{ bits}}   \frac{6 + \log(64) = 6 \text{ bits}}{\log(64) = 6 \text{ bits}}
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b00010000</mark> 000000 <mark>111000</mark>	0x10	0x0	Hit	
b[7]	0x20038	0 <mark>b00100000</mark> 000000 <mark>111000</mark>	0x20	0x0	Hit	
c[7]	0x30038	0 <mark>b00110000</mark> 000000 <mark>111000</mark>	0x30	0x0	Hit	
d[7]	0x40038	0 <mark>b01000000</mark> 000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0 <mark>b01010000</mark> 000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0 <mark>b00010000</mark> 000001000000	0x10	0x1	Miss	
b[8]	0x20040	0 <mark>b00100000</mark> 000001000000	0x20	0x1	Miss	
c[8]	0x30040	0 <mark>b00110000</mark> 000001000000	0x30	0x1	Miss	
d[8]	0×40040	0 <mark>b01000000</mark> 000001000000	0x40	0x1	Miss	$5 \times \frac{512}{0}$ 1
e[8]	0x50040	0 <mark>b01010000</mark> 000001000000	0x50	0x1	Miss	l V I
a[9]	0x10048	0 <mark>b00010000</mark> 000001001000	0x10	0x1	Hit	$\frac{6}{5 \times 510} = \frac{1}{0} = 1$
b[9]	0x20048	0 <mark>b00100000</mark> 000001001000	0x20	0x1	Hit	5×512 8
c[9]	0x30048	0 <mark>b00110000</mark> 000001001000	0x30	0x1	Hit	
d[9]	0x40048	0 <mark>b01000000</mark> 000001001000	0x40	0x1	Hit	

Miss when the array index is a multiply of 8!

C = ABS

Taxonomy/reasons of cache misses

3Cs of misses

- Compulsory miss
 - Cold start miss. First-time access to a block
- Capacity miss
 - The working set size of an application is bigger than cache size
 - The working set size is the size of data blocks visited between the last observation point and the current point — **not** the volume of your data structure
- Conflict miss
 - Required data replaced by block(s) mapping to the same set
 - Similar collision in hash
 - The working set size is smaller than the cache capacity



NVIDIA Tegra Orin

- D-L1 Cache configuration of NVIDIA Tegra Orin
 - Size 64KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the major type of cache misses when running the above code snippet?

- A. Compulsory misses
- B. Conflict misses
- C. Capacity misses
- D. Capacity and conflict misses
- E. They are all equally critical



NVIDIA Tegra Orin 100% miss rate!

C = ABS

• Size 64KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

		tag ilidex offset				
	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 00000000000000	0x8	0x0	Compulsory Miss	
b[0]	0×20000	0 <mark>b0010000</mark> 00000000000000	0x10	0x0	Compulsory Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 00000000000000	0x18	0×0	Compulsory Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 00000000000000000	0x20	0x0	Compulsory Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 000000000000000	0x28	0×0	Compulsory Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Conflict Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0×0	Conflict Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0×0	Conflict Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0×0	Conflict Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Conflict Miss	a[0-7]
:	:	:	:	:	<u>:</u>	:
:	:		:	:	:	•

NVIDIA Tegra Orin (cont.)

C = ABS

• Size 64KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b0001000</mark> 0000000111000	0x8	0x0	Conflict Miss	
b[7]	0x20038	0 <mark>b0010000</mark> 0000000 <mark>111000</mark>	0x10	0x0	Conflict Miss	
c[7]	0x30038	0 <mark>b0011000</mark> 0000000 <mark>111</mark> 000	0x18	0x0	Conflict Miss	
d[7]	0x40038	0 <mark>b0100000</mark> 0000000 <mark>111000</mark>	0x20	0x0	Conflict Miss	
e[7]	0x50038	0 <mark>b0101000</mark> 0000000 <mark>111</mark> 000	0x28	0x0	Conflict Miss	a[0-7]
a[8]	0x10040	0 <mark>b0001000</mark> 0000001000000	0x8	0x1	Compulsory Miss	
b[8]	0x20040	0b0010000000001000000	0x10	0x1	Compulsory Miss	
c[8]	0x30040	0b00110000000001000000	0x18	0x1	Compulsory Miss	
d[8]	0×40040	0b0100000000001000000	0x20	0x1	Compulsory Miss	
e[8]	0x50040	0b01010000000001000000	0x28	0x1	Compulsory Miss	a[8-15]

100% miss rate!

NVIDIA Tegra Orin

- D-L1 Cache configuration of NVIDIA Tegra Orin
 - Size 64KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the major type of cache misses when running the above code snippet?

- A. Compulsory misses
- B. Conflict misses
- C. Capacity misses
- D. Capacity and conflict misses
- E. They are all equally critical



intel Core i7 14700K

- D-L1 Cache configuration of intel Core i7 14700K's P-core
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the major type of cache misses when running the above code snippet?

- A. Compulsory misses
- B. Conflict misses
- C. Capacity misses
- D. Capacity and conflict misses
- E. They are all equally critical



intel Core i7 14700K

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

		10.9				
	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0x10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Compulsory Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Compulsory Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0×0	Compulsory Miss	
d[0]	0x40000	0b <mark>01000000</mark> 00000000000000	0x40	0x0	Compulsory Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Compulsory Miss	
a[1]	0x10008	0b <mark>0001000000000000001000</mark>	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0×0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
:	<u>:</u>	<u>:</u>	:	:	:	<u>:</u>

intel Core i7 14700K (cont.)

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 64 offset = lg(64) = 6 bits index = lg(64) = 6 bits lg(64) = 6 b
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0b <mark>00010000</mark> 000000111000	0x10	0x0	Hit	
b[7]	0x20038	0b <mark>00100000</mark> 000000111000	0x20	0x0	Hit	
c[7]	0x30038	0b <mark>00110000</mark> 000000111000	0x30	0x0	Hit	
d[7]	0x40038	0b <mark>01000000</mark> 000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0b <mark>01010000</mark> 000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0b <mark>00010000</mark> 000001000000	0x10	0x1	Compulsory Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Compulsory Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Compulsory Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Compulsory Miss	
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Compulsory Miss	
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	
b[9]	0x20048	0b0010000000001001000	0x20	0x1	Hit	
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

intel Core i7 14700K

- D-L1 Cache configuration of intel Core i7 14700K's P-core
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the major type of cache misses when running the above code snippet?

- A. Compulsory misses
- B. Conflict misses
- C. Capacity misses
- D. Capacity and conflict misses
- E. They are all equally critical

Take-aways: cache misses and their remedies

- Our code behaves differently on different cache configurations
- Cache misses
 - Compulsory misses the miss due to first time access of a block
 - Capacity misses the miss due to the working set size surpasses the capacity
 - Conflict misses the miss due to insufficient blocks of the target set (associativity)

A, B, C, S and cache misses



3Cs and A, B, C


- Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity How many of the following are correct?
 - ① Without changing B & C, increasing A can reduce conflict misses but make each cache hit slower
 - ② Without changing A & C, increasing B can reduce compulsory misses but potentially lead to more conflict misses
 - ③ Without changing A & C, increasing B will make each cache miss slower
 - Without changing A & B, increasing C can reduce capacity misses but make each cache hit slower
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4




3Cs and A, B, C

- Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity How many of the following are correct?
 - ① Without changing B & C, increasing A can reduce conflict misses but make each cache hit slower
 - ② Without changing A & C, increasing B can reduce compulsory misses but potentially lead to more conflict misses
 - 3 Without changing A & C, increasing B will make each cache miss slower
 - Without changing A & B, increasing C can reduce capacity misses but make each cache hit slower
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Cache configurations and accessing time



Cache configurations and accessing power



3Cs and A, B, C

 Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity How many of the following are correct?



- ① Without changing B & C, increasing A can reduce conflict misses but make each cache hit slower
- Without changing A & C, increasing B can reduce compulsory misses but potentially lead to
 more conflict misses
- ③ Without changing A & C, increasing B will make each cache miss slower<</p>
- 4 Without changing A & B, increasing C can reduce capacity misses but make each cache hit

slower

-You reduce the

number of sets now

B. 1

C. 2

D. 3

E. 4

 You bring more into the cache when a miss occurs

Increases hit time because your data array is larger (longer time to fully charge your bit-lines)

You need to fetch more data for each miss

Take-aways: cache misses and their remedies

- Our code behaves differently on different cache configurations
- Cache misses
 - Compulsory misses the miss due to first time access of a block
 - Conflict misses the miss due to insufficient blocks of the target set (associativity)
 - Capacity misses the miss due to the working set size surpasses the capacity
- There is no optimal cache configurations trade-offs are everywhere
 - Increasing C (+): capacity misses; (-): cost, access time, power
 - Increasing A (+): conflict misses; (-): access time, power
 - Increasing B (+): compulsory misses; (-): miss penalty

How can we improve cache performance without changing ABCs?

Recap: NVIDIA Tegra X1

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 512; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

Improving Direct-Mapped Cache Performance by the Addition of a Small FullyAssociative Cache and Prefetch Buffers

Norman P. Jouppi



Which of the following schemes can help NVIDIA Orin?


- How many of the following schemes mentioned in "improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers" would help NVIDIA's Tegra for the code in the previous slide?
 - ① Missing cache
 - ② Victim cache
 - ③ Prefetch
 - 4 Stream buffer

Prefetching

Spatial locality revisited

```
for(i = 0;i < size; i++) {
        vector[i] = rand();
   }
                                     vector[3] vector[6]
                                  vector[2] vector[5] vector[8]
           vector[0]
Processor
                              vector[1] vector[4] vector[7]
                                                                           time
  Core
 Registers
  L1$
                                                                           time
            miss!
                                                        miss!
                                   return
                                vector[0]—
                                 vector[7]!
  L2$
```


What if we "pre-"fetch the next line?



Hardware Prefetching

- The hardware identify the access pattern and proactively fetch data/instruction before the application asks for the data/ instruction
- Trigger the cache miss earlier to eliminate the miss when the application needs the data/instruction
- The processor can keep track the distance between misses. If there is a pattern between misses, fetch miss_data_address + offset for a miss

What's after prefetching?




DRAM

NVIDIA Tegra X1 with prefetch

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?	Prefetch
a[0]	0x10000	0b0001000000000000000000	0x8	0×0	Miss		a[8 -1 5]
b[0]	0x20000	0b001000000000000000000	0x10	0x0	Miss		b[8-15]
c[0]	0x30000	0b001100000000000000000	0x18	0×0	Miss		c[8-15]
d[0]	0x40000	0b010000000000000000000	0x20	0x0	Miss		d[8-15]
e[0]	0x50000	0b010100000000000000000	0x28	0x0	Miss	a[0-7]	e[8-15]
a[1]	0x10008	0b000100000000000001000	0x8	0x0	Miss	b[0-7]	18-151 wi
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]	(8-15) wi
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]	kick out
d[1]	0x40008	0b01000000000000001000	0x20	0×0	Miss	e[0-7]	o[0 1E]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]	a[8-15]
:	•	•	•	•	•	•	

Stream buffer




- A small cache that captures the prefetched blocks
 - Can be built as fully associative since it's small
 - Consult when there is a miss
 - Retrieve the block if found in the stream buffer
 - Reduce compulsory misses and avoid conflict misses triggered by prefetching

DRAM

Software Prefetching — through prefetching instructions

- x86 provide prefetch instructions
- As a programmer, you may insert _mm_prefetch in x86 programs to perform software prefetch for your code
- gcc also has a flag "-fprefetch-loop-arrays" to automatically insert software prefetch instructions

Miss cache



Victim cache



A small cache that captures the evicted blocks

Consult when there is a miss

- Can be built as fully associative since it's small
- fetch block return block Swap the entry if hit in victim cache 0x00ADBE 0xDEADBE Athlon/Phenom has an 8-entry victim
 - Reduce conflict misses

cache

 Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache

Id/sd 0xAAAABE | 1d/sd 0xDEADBE | 1d/sd

DRAM

Victim cache v.s. miss caching

- Both of them improves conflict misses
- Victim cache can use cache block more efficiently swaps when miss
 - Miss caching maintains a copy of the missing data the cache block can both in L1 and miss cache
 - Victim cache only maintains a cache block when the block is kicked out
- Victim cache captures conflict miss better
 - Miss caching captures every missing block




Figure 3-3: Conflict misses removed by miss caching




Figure 3-5: Conflict misses removed by victim caching

Which of the following schemes can help Tegra?

- How many of the following schemes mentioned in "improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers" would help NVIDIA's Tegra for the code in the previous slide?
 - Missing cache—help improving conflict misses
 - Victim cache help improving conflict misses
 - Prefetch improving compulsory misses, but can potentially hurt, if we did not do it right
 - Stream buffer only help improving compulsory misses
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Takeaways: Optimizing cache performance through hardware

- There is no optimal cache configurations trade-offs are everywhere
 - Increasing C (+): capacity misses; (-): cost, access time, power
 - Increasing A (+): conflict misses; (-): access time, power
 - Increasing B (+): compulsory misses; (-): miss penalty
- Adding a small buffer alongside the L1 cache can
 - Virtually add an associative set to frequently used data structures
 - Prefetched blocks won't cause conflict misses


Announcement

- Reading quiz #4 due next Tuesday before the lecture
- Assignment #2 released and due next Thursday
 - We do not support people on the last minute. Please carefully plan your time and respect the instructor/TA
- Programming Assignment 2 is performance-based, please start early

Midterm/Final is exactly the same environment as the testing center

provides

- No external calculator
- No external pen & papers
- Calculator is only available under the resource section of allowed questions



Computer Science & Engineering

203



