
Programming on Modern Processors: The Single Thread Version

Hung-Wei Tseng

Summary: Characteristics of modern processor architectures

- Multiple-issue pipelines with multiple functional units available
 - Multiple ALUs
 - Multiple Load/store units
 - Dynamic OoO scheduling to reorder instructions whenever possible
- Cache very high hit rate if your code has good locality
 - Very matured data/instruction prefetcher
- Branch predictors very high accuracy if your code is predictable
 - Perceptron
 - Tournament predictors




Outline

- Programming on modern processors exploiting instruction– level parallelism
- Simultaneous multithreading

① .L3:	movq	8(%rdi), %rdi
2	addl	\$1, %eax
3	testq	%rdi, %rdi
4	jne	.L3
5 .L3:	movq	8(%rdi), %rdi
6	addl	\$1, %eax
7	testq	%rdi, %rdi
8	jne	.L3
<pre> .L3:</pre>	movq	8(%rdi), %rdi
10	addl	\$1, %eax
11)	testq	%rdi, %rdi
12	jne	.L3
① .L3:	movq	8(%rdi), %rdi
14	addl	\$1, %eax
15	testq	%rdi, %rdi
16	jne	.L3
① .L3:	movq	8(%rdi), %rdi
18	addl	\$1, %eax
19	testq	%rdi, %rdi
20	jne	.L3


	Ficing 13300 with	<i>i</i> (11 —	IIIIKEU	IIISL
	1 2 19 20	MEM	ALU	BR
	• • • • • • • • • • • • • • • • •	• • • • • •		• • • • • •
	• • • • • • • • • • • • • • • • •	• • • • • •	• • • • • • • • • • •	• • • • • •
(1)	• • • • • • • • • • • • • • • • • • • •	• • • • • •	• • • • • • • • • •	• • • • • •
nstruction Queue	• • • • • • • • • • • • • • • •	• • • • • • •	• • • • • • • • • •	• • • • • •
Qu	• • • • • • • • • • • • • • • • •	• • • • • •	• • • • • • • • • •	• • • • • •
tion	• • • • • • • • • • • • • • • • • • •	• • • • • •		• • • • • •
LOC	• • • • • • • • • • • • • • • • •	• • • • • • •	• • • • • • • • • • •	• • • • • •
nst	• • • • • • • • • • • • • • • • • • • •	• • • • • •	• • • • • • • • • • •	• • • • • •
ы				• • • • • •
	•			
	22	• • • • • •	• • • • • • • • • • •	• • • • • •



If we cannot improve the performance of executing movq 8(%rdi), %rdi we cannot improve the execution time. That's the "critical path"!

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );

① .L3: movq 8(%rdi), %rdi
② addl $1, %eax
③ testq %rdi, %rdi
④ jne .L3
```



MEM

(19)(20)

ALU

BR

If we cannot improve the performance of executing movq 8(%rdi), %rdi we cannot improve the execution time.

8(%rdi), %rdi

\$1, %eax

.L3

%rdi, %rdi

.L3:


mova

addl

jne

testq

What if we have "unlimited" fetch/issue width — "array"



Linked-list is never an ideal option CPI is a lot higher even with lower IC, perfect cache and branch predictors

1024 array 514259657 106295528 0.206696 0.197243 0.020966 0.000014 1024 list 411795196 515812542 1.252595 0.196544 0.101380 0.000071	size	list	IC	Cycles	СРІ	СТ	ET	L1_dcache_miss_rate
1024 list 411795196 515812542 1.252595 0.196544 0.101380 0.000071	1024	array	514259657	106295528	0.206696	0.197243	0.020966	0.000014
	1024	list	411795196	515812542	1.252595	0.196544	0.101380	0.000071

size	list	IC	Cycles	СРІ	СТ	ET	L1_dcache_miss_rate
4096	array	205080322	41547848	0.202593	0.196833	0.008178	0.250965
4096	list	164474202	356755154	2.169065	0.196561	0.070124	0.334309
8192	array	409931842	82621771	0.201550	0.196462	0.016232	0.250467
8192	list	329389168	1048885357	3.184335	0.196532	0.206140	0.701870

\$ miss rate dominates the performance despite lower ICs than using arrays

Takeaways: programming modern processors

 The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible

Problem: Popcount

- The population count (or popcount) of a specific value is the number of set bits (i.e., bits in 1s) in that value.
- Applications
 - Parity bits in error correction/detection code
 - Cryptography
 - Sparse matrix
 - Molecular Fingerprinting
 - Implementation of some succinct data structures like bit vectors and wavelet trees.

Problem: Popcount

• Given a 64-bit integer number, find the number of 1s in its binary representation.

• Example 1:

Input: 59487

Output: 9

Explanation: 59487's binary representation is

0b10110010100001111

```
int main(int argc, char *argv[]) {
     uint64_t key = 0xdeadbeef;
     int count = 1000000000;
     uint64_t sum = 0;
     for (int i=0; i < count; i++)
         sum += popcount(RandLFSR(key));
     printf("Result: %lu\n", sum);
     return sum;
```



Five implementations

Which of the following implementations will perform the best on modern

pipeline processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x) {
     c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
   return c;
inline int popcount(uint64_t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
     for (uint64_t i = 0; i < 16; i++)
         c += table[(x & 0xF)];
         x = x \gg 4;
     return c;
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x & 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x \gg 4;
     return c;
```





Five implementations

Which of the following implementations will perform the best on modern

pipeline processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x) {
     c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
   return c;
inline int popcount(uint64_t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
     for (uint64_t i = 0; i < 16; i++)
         c += table[(x & 0xF)];
         x = x \gg 4;
     return c;
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x & 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x \gg 4;
     return c;
```



Five implementations

Which of the following implementations will perform the best on modern pipeline

processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
line int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0:
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```





- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - 3 B has significantly fewer branch instructions than A
 - B has better CPI than A
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```





- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - 3 B has significantly fewer branch instructions than A
 - B has better CPI than A
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```





- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - 3 B has significantly fewer branch instructions than A
 - B has better CPI than A

```
A. 0
```

B. 1

C. 2

D. 3

E. 4


```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

```
inline int popcount(uint64_t x){
   int c=0;
   while(x) {
        c += x & 1;
        x = x >> 1;
    }
   return c;
}
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x) {
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
    }
   return c;
}
```

```
%eax, %ecx
            movl
                    $1, %ecx
            andl
                    %ecx, %edx
            addl
            shrq
                    %rax
                                       %ecx, %eax
                               movl
            jne
                     .L6
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
            5*n instructions
                                       %rcx, %rdx
                               movq
                               shrq
                                       %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                                       %rcx, %rax
                               movq
                               shrq
                                       $2, %rax
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
                                       %rcx, %rdx
                               movq
17*(n/4) = 4.25*n instructions
                               shrq
                                       $3, %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                               shrq
                                       $4, %rcx
                               jne
                                        .L6
```

Only one branch for four iterations in A



- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - B has significantly fewer branch instructions than A
 - B has better CPI
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
     c += x & 1;
     x = x >> 1;
  }
  return c;
}
```

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.



- How many of the following statements explains the reason why B outperforms C with compiler optimizations
 - ① C has lower dynamic instruction count than B
 - ② C has significantly lower branch mis-prediction rate than B
 - ③ C has significantly fewer branch instructions than B
 - 4 C has better CPI than B
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```





- How many of the following statements explains the reason why B outperforms C with compiler optimizations
 - ① C has lower dynamic instruction count than B
 - ② C has significantly lower branch mis-prediction rate than B
 - ③ C has significantly fewer branch instructions than B
 - 4 C has better CPI than B
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```



- How many of the following statements explains the reason why B outperforms C with compiler optimizations
 - ① C has lower dynamic instruction count than B
 - ② C has significantly lower branch mis-prediction rate than B
 - ③ C has significantly fewer branch instructions than B
 - C has better CPI than B

```
A. 0
```

B. 1


C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```





 How many of the following statements explains the reason why B outperforms C with compiler optimizations

C has lower dynamic instruction count than B conly needs one load, one shift, the same amount of iterations

② C has significantly lower branch mis-prediction rate than B

4 C has better CPI than B Probably not. In fact, the load may have negative effect without architectural supports

A. 0

C. 2

D. 3

```
inline int popcount(uint64_t x) {
        int c = 0;
        int table[16] = \{0, 1, 1, 2, 1,
   2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
        while(x)
0
            c += table[(x & 0xF)];
            x = x \gg 4;
        return c;
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x)
     c += x & 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
   return c;
```

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.
- With caches, we can potentially use small lookup tables to replace more expensive data dependent operations



- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D has better CPI than C

```
A. O
B. 1
C. 2
D. 3
E. 4
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```





- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D has better CPI than C

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```



- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D has better CPI than C

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```



Loop unrolling eliminates all branches!

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1, 2, 2, 3, 1, 2, 2, 3, 2, 3, 4\};
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
     return c;
```

 How many of the following statements explains the main reason why B outperforms C with compiler optimizations

D has lower dynamic instruction count than C

— Compiler can do loop unrolling — no branches

D has significantly lower branch mis-prediction rate than C

— Could be

D has significantly fewer branch instructions than C

4 D has better CPI than C —about the same

— maybe eliminated through loop unrolling...

```
A. O
B. 1
C. 2
D. 3
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
        2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

return c;

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.
- With caches, we can potentially use small lookup tables to replace more expensive data dependent operations
- Making your code more predictable is the key!
 - Compilers can confidently perform aggressive optimizations
 - Branch predictors can be more accurate
 - Cache miss rate can be really low



- How many of the following statements explains the main reason why
 - B outperforms C with compiler optimizations
 - ① E has the most dynamic instruction count
 - ② E has the highest branch mis-prediction rate
 - ③ E has the most branch instructions
 - E can incur the most data hazards than others
 —

```
A. 0
```

B. 1

C. 2

D. 3

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```





- How many of the following statements explains the main reason why
 - B outperforms C with compiler optimizations
 - ① E has the most dynamic instruction count
 - ② E has the highest branch mis-prediction rate
 - ③ E has the most branch instructions
 - E can incur the most data hazards than others
 —

```
A. 0
```

B. 1

C. 2

D. 3

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```



- How many of the following statements explains the main reason why
 - B outperforms C with compiler optimizations
 - ① E has the most dynamic instruction count
 - ② E has the highest branch mis-prediction rate
 - ③ E has the most branch instructions
 - E can incur the most data hazards than others
 —

```
A. 0
```

B. 1

C. 2

D. 3

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```



```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

Ш

It's not predicting "taken" or "not taken", it's about which address to jump — hard

```
.L11:
                %r9, %rcx for BPUs
        mova
                $15, %ecx
        andl
       movslq (%r8,%rcx,4), %rcx
        addq
                %r8, %rcx
       notrack jmp
                        *%rcx
.L7:
                .L5-.L7
        .long
                .L10-.L7
        .long
                .L10-.L7
        .long
                .L9-.L7
        .long
                                    .L9:
        .long
                .L10-.L7
                .L9-.L7
        .long
                                             .cfi_restore_state
                .L9-.L7
        .long
                                                      $2, %eax
                                             addl
                .L8-.L7
        .long
                                                      .L5
                                             imp
                .L10-.L7
        .long
                                             .p2align 4,,10
                .L9-.L7
        .long
                                             .p2align 3
                .L9-.L7
        .long
                                    .L10:
        .long
                .L8-.L7
                                             addl
                                                      $1, %eax
                .L9-.L7
        .long
                                                      .L5
                                             jmp
        .long
                .L8-.L7
                                             .p2align 4,,10
        .long
                .L8-.L7
        .long
                .L6-.L7
                                             .p2align 3
.L8:
                                    .L6:
                $3, %eax
        addl
                                             addl
                                                      $4, %eax
.L5:
                                                      .L5
                                             jmp
                $4, %r9
        shrq
                $1, %rsi
        subq
                .L11
        jne
        cltq
```

addq

subl

jne

%rax, %rbx

\$1, %edi

.L12

How many of the following statements explains the main reason why

B outperforms C with compiler optimizations

- ① E has the most dynamic instruction count
- E has the highest branch mis-prediction rate
- ③ E has the most branch instructions
- 4 E can incur the most data hazards than others

```
A. 0
```

B. 1

C. 2

D. 3

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c:
```

Hardware acceleration

- Because popcount is important, both intel and AMD added a POPCNT instruction in their processors with SSE4.2 and SSE4a
- In C/C++, you may use the intrinsic "_mm_popcnt_u64" to get # of "1"s in an unsigned 64-bit number
 - You need to compile the program with -m64 -msse4.2 flags to enable these new features

```
#include <smmintrin.h>
inline int popcount(uint64_t x) {
   int c = _mm_popcnt_u64(x);
   return c;
}
```

Summary of popcounts

	ET	IC	IPC/ILP	# of branches	Branch mis- prediction rate
Α	22.21	332 Trillions	2.88	65 Trillions	1.13%
В	12.29	287 Trillions	4.52	17 Trillions	0.04%
C	5.01	102 Trillions	3.95	17 Trillions	0.04%
D	3.73	80 Trillions	4.13	1 Trillions	~0%
E	54.4	173 Trillions	0.61	44 Trillions	18.6%
SSE4.2	1.57	22 Trillions	2.7	1 Trillions	~0%

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.
- With caches, we can potentially use small lookup tables to replace more expensive data dependent operations
- Making your code more predictable is the key!
 - Compilers can confidently perform aggressive optimizations
 - Branch predictors can be more accurate
 - Cache miss rate can be really low
- If there is a hardware feature supporting the desire computation we should try it!

Announcements

- Assignment #4 due this Thursday
- Assignment #5 will release this Thursday

Computer Science & Engineering

203



