

Memory Hierarchy (2): The ABCs of your caches

Hung-Wei Tseng

Recap: The "latency" gap between CPU and DRAM



Recap: The memory-wall problem



Recap: Data locality

Which description about locality of arrays matrix and vector in the following

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

Recap: Code also has locality

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!


```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

Recap: Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - We need to "cache consecutive memory locations" every time
 - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
 - We need to "cache frequently used memory blocks"
 - the cache should store a few blocks everal KBs
 - the cache must be able to distinguish blocks

Recap: Partition memory addresses into fix-sized chunks



How to tell w block offset

tag

Tell if the block here can be used Tell if the block here is modified

tag data 0123456789ABCDEF

Registers

Processor

Core

1w 0x4048


0x404 not found,
go to lower-level memory

			0123456789ABCDEF
1	1	0x000	This is CS 2 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

Outline

- Make cache more efficient
- The geometry of cache architecture: A, B, C, and S.
- How well does my code work on the cache?
- Why does cache miss?


Put everything all together: How cache interacts with CPU



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set
 DIRTY Why don't we write to L2?
 - if miss
 - Fetch the requesting block from lowerlevel memory hierarchy and place in the cache
 - Present the write set DIRTY

What if we run out of \$ blocks?

— Too slow



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY


if miss

- If there an empty block place the data there
- If NOT (most frequent case) select a victim
 block
 - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!

DIRTY



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY


if miss

- If there an empty block place the data there
- If NOT (most frequent case) select a victim
 block
 - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!

DIRTY



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY
 - if miss
 - If there an empty block place the data there
 - If NOT (most frequent case) select a **victim block**
 - Least Recently Used (LRU) policy
 - If the victim block is "dirty" & "valid"
 - Write back the block to lower-level memory hierarchy
 - If write-back or fetching causes any miss, repeat the same process
 - Fetch the requesting block from lower-level memory hierarchy and place in the cache
 - Present the write "ONLY" in L1 and set DIRTY

Processor Core Registers

There is one problem V D

block offset tag

lw 0 x

0x404 not found, go to lower-level memory

The complexity of search the matching tag—

O(n)— will be slow if our cache size grows!

Can we search things faster?

—hash table!

VD		tag	data 0123456789ABCDEF		
1	1	0x000	This is CS 203:		
1	1	0x001	Advanced Compute		
1	0	0xF07	r Architecture!		
0	1	0x100	This is CS 203:		
1	1	0x310	Advanced Compute		
1	1	0x450	r Architecture!		
0	1	0x006	This is CS 203:		
0	1	0x537	Advanced Compute		
1	1	0x266	r Architecture!		
1	1	0x307	This is CS 203:		
0	1	0x265	Advanced Compute		
0	1	0x80A	r Architecture!		
1	1	0x620	This is CS 203:		
1	1	0x630	Advanced Compute		
1	0	0x705	r Architecture!		
0	1	0x216	This is CS 203:		

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is **CS** 203: Advanced Compute 0x31 r Architecture! 0x45 load 0x404 This is CS 203: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CS 203: 0 **0xCB Advanced Compute** r Architecture! 0 0x8A

0x60

0x70

0x10

0x11

This is CS 203:

r Architecture!

This is CS 203:

Advanced Compute

0

Take-aways: designing caches

- Optimizing cache structures
 - Hash block into "sets" to reduce the search time

Processor Core

Registers

Hash-like structure — direct-mapped cache

block offset tag load 0x00


0x40 load

0x40 not found, go to lower-level memo

The biggest issue with hash is — Collision!

V	D	tag	data 0123456789ABCDEF
1	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
7-1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:


Way-associative cache



Take-aways: designing caches

- Optimizing cache structures
 - Hash block into "sets" to reduce the search time
 - Set-associativity to reduce the "collision" problem

Way-associative cache



The ABCs of your cache

C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- B: Block Size (Linesize)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache



Corollary of C = ABS

tag index offset 0b0000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block_size) % S = set index

Blocksize == Linesize

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE_ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
                                        10
    LEVEL2_CACHE_LINESIZE
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```

What is my Associativity?

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
    LEVEL2_CACHE_LINESIZE
                                        64
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```



NVIDIA Tegra X1

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
 - Size 32KB, 4-way set associativity, 64B block
 - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



NVIDIA Tegra X1

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
 - Size 32KB, 4-way set associativity, 64B block
 - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above

$$32 \times 1024 = 4 \times 64 \times S$$

 $S = 128$
 $Offset = log_2(B) = log_2(64) = 6$
 $Index = log_2(S) = log_2(128) = 7$
 $Tag = 64 - 7 - 6 = 51$

 $C = A \times B \times S$



intel Core i7

- L1 data (D-L1) cache configuration of Core i7
 - Size 48KB, 12-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is NOT correct?
 - A. Tag is 52 bits
 - B. Index is 6 bits
 - C. Offset is 6 bits
 - D. The cache has 128 sets
 - E. All of the above are correct



intel Core i7

- L1 data (D-L1) cache configuration of Core i7
 - Size 48KB, 12-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is NOT correct?
 - A. Tag is 52 bits
 - B. Index is 6 bits
 - C. Offset is 6 bits
 - D. The cache has 128 sets
 - E. All of the above are correct

$$C = A \times B \times S$$

$$48 \times 1024 = 12 \times 64 \times S$$

$$S = 64$$

$$Offset = log_2(B) = log_2(64) = 6$$

$$Index = log_2(S) = log_2(64) = 6$$

$$Tag = 64 - 6 - 6 = 52$$

Take-aways: designing caches

- Optimizing cache structures
 - Hash block into "sets" to reduce the search time
 - Set-associativity to reduce the "collision" problem
- $\cdot C = ABS$
 - C: capacity
 - A: Associativity
 - S: Number of sets
 - Ig(S): Number of bits in set index
 - Ig(B): Number of bits in block offset


Simulate the cache!

Simulate a direct-mapped cache

 A direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks =
$$\frac{256}{16}$$
 = 16

- lg(16) = 4 : 4 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits



Matrix vector revisited

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Matrix vector revisited tag index

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

	$\mathbf{O}\mathbf{V}$
	ex

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111111000001010000111010011 <mark>0011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b1010110001111111100000101000011101110
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111111000001010000111010011 <mark>0011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	0b1010110001111111000001010000111010011 <mark>0100</mark> 0000
&b[2]	0x558FE0A1DC <mark>4</mark> 0	0b1010110001111111100000101000011101110
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	0b1010110001111111000001010000111010011 <mark>0100</mark> 1000
&b[3]	0x558FE0A1DC <mark>4</mark> 8	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	0b1010110001111111000001010000111010011 <mark>0101</mark> 0000
&b[4]	0x558FE0A1DC <mark>5</mark> 0	0b1010110001111111100000101000011101110
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	0b10101100011111111000001010000111010011 <mark>0101</mark> 1000
&b[5]	0x558FE0A1DC <mark>5</mark> 8	0b1010110001111111100000101000011101110
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	0b10101100011111111000001010000111010011 <mark>0110</mark> 0000
&b[6]	0x558FE0A1DC <mark>6</mark> 0	0b1010110001111111100000101000011101110
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	0b10101100011111111000001010000111010011 <mark>0110</mark> 1000
&b[7]	0x558FE0A1DC <mark>6</mark> 8	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	0b1010110001111111000001010000111010011 <mark>0111</mark> 0000
&b[8]	0x558FE0A1DC <mark>7</mark> 0	0b1010110001111111100000101000011101110
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	0b10101100011111111000001010000111010011 <mark>0111</mark> 1000
&b[9]	0x558FE0A1DC <mark>7</mark> 8	0b1010110001111111100000101000011101110


Simulate a direct-mapped cache

tag index

V	D	Tag	Data	
0	0			
0	0			
0	0			
1	0	0x558FE0A1DC	b[0], b[1]	
1	0	0x558FE0A1DC	b[2], b[3]	
0	0			
0	0			
0	0			
0	0			
0	0		This cache	doesn't work!!!
0	0			ollisions!
0	0			
0	0			
0	0			
0	0			
0	0			

	Address (Hex)	
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	mis
&b[0]	0x558FE0A1DC <mark>3</mark> 0	mis
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	mis
&b[1]	0x558FE0A1DC <mark>3</mark> 8	mis
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	mis
&b[2]	0x558FE0A1DC <mark>4</mark> 0	mis
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	mis
&b[3]	0x558FE0A1DC <mark>4</mark> 8	mis
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	mis
&b[4]	0x558FE0A1DC <mark>5</mark> 0	mis
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	mis
&b[5]	0x558FE0A1DC <mark>5</mark> 8	mis
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	mis
&b[6]	0x558FE0A1DC <mark>6</mark> 0	miss
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	miss
&b[7]	0x558FE0A1DC <mark>6</mark> 8	miss
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	miss
&b[8]	0x558FE0A1DC <mark>7</mark> 0	miss
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	
&b[9]	0x558FE0A1DC <mark>7</mark> 8	

Way-associative cache



Now, 2-way, same-sized cache

 A 2-way cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks =
$$\frac{256}{16}$$
 = 16
• # of sets = $\frac{16}{2}$ = 8 (2-way: 2 blocks in a set)

- lg(8) = 3:3 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits

Matrix vector revisited tag index

```
tag index
```

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D330	0b101011000111111110000010100001110100110 <mark>011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][1]	0x558FE0A1D338	0b10101100011111110000010100001110100110 <mark>011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b10101100011111110000010100001110111000 <mark>011</mark> 1000
&a[0][2]	0x558FE0A1D340	0b10101100011111110000010100001110100110 <mark>100</mark> 0000
&b[2]	0x558FE0A1DC40	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][3]	0x558FE0A1D348	0b10101100011111110000010100001110100110 <mark>100</mark> 1000
&b[3]	0x558FE0A1DC48	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][4]	0x558FE0A1D350	0b10101100011111110000010100001110100110 <mark>101</mark> 0000
&b[4]	0x558FE0A1DC50	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][5]	0x558FE0A1D358	0b10101100011111110000010100001110100110 <mark>101</mark> 1000
&b[5]	0x558FE0A1DC58	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][6]	0x558FE0A1D360	0b101011000111111110000010100001110100110 <mark>110</mark> 0000
&b[6]	0x558FE0A1DC60	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][7]	0x558FE0A1D368	0b10101100011111110000010100001110100110 <mark>110</mark> 1000
&b[7]	0x558FE0A1DC68	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D370	0b101011000111111110000010100001110100110 <mark>111</mark> 0000
&b[8]	0x558FE0A1DC70	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][9]	0x558FE0A1D378	0b101011000111111110000010100001110100110 <mark>111</mark> 1000
&b[9]	0x558FE0A1DC78	0b1010110001111111100000101000011101110

Simulate a 2-way cache

V	D	Tag	Data	V	D	Tag	Data
0	0			0	0		
0	0			0	0		
0	0			0	0		
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], b[1]
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], b[3]
0	0			0	0		
0	0			0	0		
0	0			0	0		

	Address (Hex)	Tag	Index	
&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3	miss
&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3	miss
&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3	hit
&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3	hit
&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4	miss
&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4	miss
&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4	hit
&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4	hit
&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5	miss
&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5	miss
&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5	hit
&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5	hit
&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6	miss
&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6	miss
&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6	hit
&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6	hit
&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7	miss
&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7	miss
&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7	hit
&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7	hit



NVIDIA Tegra X1

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 8192; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



NVIDIA Tegra X1

100% miss rate!

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 128 offset = lg(64) = 6 \text{ bits} e[i] = (a[i] * b[i] + c[i])/d[i]; e[i] = (a[i], b[i], c[i], d[i], and then store to e[i]
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 00000000000000	8x0	0x0	Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 00000000000000	0x10	0x0	Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 00000000000000	0x18	0x0	Miss	
d[0]	0×40000	0 <mark>b0100000</mark> 00000000000000	0x20	0x0	Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 00000000000000	0x28	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]
:	<u>:</u>	<u>:</u>	:	:		<u>:</u>
:					:	:

NVIDIA Tegra X1 (cont.)

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b0001000</mark> 0000000111000	0x8	0x0	Miss	
b[7]	0x20038	0 <mark>b0010000</mark> 0000000 <mark>111000</mark>	0x10	0x0	Miss	
c[7]	0x30038	0 <mark>b0011000</mark> 00000000111000	0x18	0x0	Miss	
d[7]	0x40038	0 <mark>b0100000</mark> 0000000 <mark>111000</mark>	0x20	0x0	Miss	
e[7]	0x50038	0 <mark>b0101000</mark> 0000000 <mark>111000</mark>	0x28	0x0	Miss	a[0-7]
a[8]	0×10040	0 <mark>b0001000</mark> 0000001000000	0x8	0x1	Miss	
b[8]	0x20040	0b0010000000001000000	0x10	0x1	Miss	
c[8]	0x30040	0b00110000000001000000	0x18	0x1	Miss	
d[8]	0x40040	0b0100000000001000000	0x20	0x1	Miss	
e[8]	0×50040	0b01010000000001000000	0x28	0x1	Miss	a[8-15]

100% miss rate!

NVIDIA Tegra X1

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 8192; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



intel Core i7

- D-L1 Cache configuration of intel Core i7
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 8192; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



intel Core i7

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ for(i = 0; \ i < 8192; \ i++) \ \{ \\ e[i] = (a[i] * b[i] + c[i])/d[i]; \\ //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i] \frac{c = ABS}{48 KB = 12 * 64 * S} S = 64 offset = lg(64) = 6 bits index = lg(64) = 6 bits tag = the rest bits
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0x10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Miss	
d[0]	0x40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Miss	
a[1]	0x10008	0b <mark>00010000</mark> 0000000001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
		<u>:</u>	:	:		<u>:</u>
:	:					

intel Core i7 (cont.)

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ for(i = 0; \ i < 8192; \ i++) \ \{ \\ e[i] = (a[i] * b[i] + c[i])/d[i]; \\ //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i]  d[i] \ and \ then \ store \ to \ e[i]
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b0001000</mark> 0000000 <mark>111000</mark>	0x10	0x0	Hit	
b[7]	0x20038	0 <mark>b0010000</mark> 0000000 <mark>111000</mark>	0x20	0x0	Hit	
c[7]	0x30038	0 <mark>b0011000</mark> 0000000 <mark>111000</mark>	0x30	0x0	Hit	
d[7]	0x40038	0 <mark>b0100000</mark> 0000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0 <mark>b0101000</mark> 0000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0 <mark>b0001000</mark> 0000001000000	0x10	0x1	Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Miss	5 512
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Miss	$3 \times \frac{1}{8}$
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	$\frac{1}{5} = \frac{1}{2} = \frac{1}{2} = \frac{1}{2}$
b[9]	0x20048	0b0010000000001001000	0x20	0x1	Hit	5×512 8
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

Miss when the array index is a multiply of 8!

C = ABS

intel Core i7

- D-L1 Cache configuration of intel Core i7
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 8192; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

Computer Science & Engineering

203



