# The roofline model and its implications

Hung-Wei Tseng

Recap: From the software perspective




Should I improve memory bandwidth?

Should I use NDP?

Source "data"



"Data" structures




Should I use



Result



# Recap: The "real" datapath




Recap: Near-Data Processing

**Near-Data Processing** 

having processing

power near data



**CPU** 


BUS

**DRAM** 

**Processor** 



**PCIe Root** Complex



# Compute-centric? Data-centric?

#### **Outline**

- The roofline model
- Why heterogeneous computer architectures
  - GPUs
  - TPUs

# How much can a boba tea shop earn each day?

#### Ideas?

- How many customers we can attract each day
- How many cups we can make each day
- How much each cup costs

#### Ideas?

#### bytes of

- How many c data we can supply each cycle
- How many OPs we can perform each cycle
- How many OPs each byte of data need

# **Operational Intensity**

- Number of operations each byte of data would need for an algorithm
- Changes with algorithm

#### Example — 32-bit floating point matrix multiplications


- Performing  $M \times N \times P$  matrix multiplications
  - The size of a is  $M \times N$
  - The size of b is  $N \times P$
  - The size of c is  $M \times P$
- Total amount of operations =  $2 \times M \times N \times P$  ops
- Total size of data accesses =  $4 \times (2 \times N + 1) \times M \times P$  bytes
- Average operations per byte =  $\frac{2 \times M \times N \times P}{4 \times (2 \times N + 1) \times M \times P} = \frac{1}{4} = 0.25$

```
for(i = 0; i < M; i++) {
  for(j = 0; j < P; j++) {
    for(k = 0; k < N; k++) {
      c[i][j] += a[i][k]*b[k][j];
for(i = 0; i < M; i++) {
  for(j = 0; j < P; j++) {
    sum = 0.0;
    for(k = 0; k < N; k++) {
      sum += a[i][k]*b[k][j];
    c[i][j] = sum;
```


Table 2: Characteristics of four floating-point kernels.

Name	Operational Intensity	Description	
SpMV <sup>29</sup>	0.17 to 0.25	Sparse Matrix-Vector	
		multiply: $y = A^*x$ where A is	
		a sparse matrix and x, y are dense	
		vectors; multiplies and adds equal.	
LBMHD <sup>28</sup>	0.70 to 1.07	Lattice-Boltzmann	
		Magnetohydro-dynamics is	
		a structured grid code with	
		a series of time steps.	
Stencil <sup>12</sup>	0.33 to 0.50	A multigrid kernel that	
		updates seven nearby points in a 3D	
		stencil for a 256³ problem.	
3D FFT	1.09 to 1.64	3D Fast Fourier Transform	
	1.00 to 1.04	(2 sizes: 128 <sup>3</sup> and 512 <sup>3</sup> ).	

# How fast can we supply data?




# How many bytes can we support?



# How many OPS can we support?

intel.


CORE



$$25GB \times \frac{1 \text{ OPS}}{4 \text{ B}} = 6.25 \text{ GOPS}$$



$$8GB \times \frac{1 OPS}{4 B} = 2 GOPS$$




#### Size, Latency, and Bandwidth of Memory Subsystem Components

Assuming you have a large processor (about 16 cores), the following summarizes, for 2016, approximate data totals present in and moving through the system.


Memory	Size	Latency	Bandwidth
L1 cache	32 KB	1 nanosecond	1 TB/second
L2 cache	256 KB	4 nanoseconds	1 TB/second Sometimes shared by two cores
L3 cache	8 MB or more	10x slower than L2	>400 GB/second
MCDRAM		2x slower than L3	400 GB/second
Main memory on DDR DIMMs	4 GB-1 TB	Similar to MCDRAM	100 GB/second
Main memory on Cornelis* Omni-Path Fabric	Limited only by cost	Depends on distance	Depends on distance and hardware
I/O devices on memory bus	6 TB	100x-1000x slower than memory	25 GB/second
I/O devices on PCIe bus	Limited only by cost	From less than milliseconds to minutes	GB-TB/hour Depends on distance and hardware

https://www.intel.com/content/www/us/en/developer/articles/technical/memory-performance-in-a-nutshell.html

#### Sustainable OPS if we assume unlimited computing resource




#### Sustainable OPS if we assume unlimited computing resource



# Finding the limitation — the roofline model of CPU processing

#### How fast is a CPU?



#### How fast is a CPU?

- Clock rate: 3 GHz 3B cycles/instructions per "ALU"
- 2 FMA units can perform 2 256-bit vector floating point operations per core (128 pairs of floating point numbers)
- 384B floating point operations per second or say 384 GFLOPS

# Determining factors of performance

- The speed of computation determined by the "OPS" (operations per second) of the processing unit
- The speed of data supply determined by the "effective bandwidth" of the data path
- At any point, the slower one determines the performance

```
Attainable GFlops/sec = min \begin{cases} \frac{\text{Peak Floating-Point}}{\text{Performance}} \\ \frac{\text{Performance}}{\text{Peak Memory}} \times \text{Operational} \\ \text{Bandwidth} & \text{Intensity} \end{cases}
```

# Example — matrix multiplications (cont.)

- Remember that we have a CPU core supporting 9G operations per second
  - (OPS)
- If data are currently stored in SSD
  - We can supply data in 4GB/sec
  - The supplied data per second needs  $8GB \times \frac{1 OPS}{4 B} = 2 GOPS < 384GFLOPS$
- If data are currently stored in DRAM
  - We can supply data in 25GB/sec per module
  - The supplied data per second needs per module  $25GB \times \frac{1 OPS}{4 B} = 6.25 \ GOPS < 384 GFLOPS$
  - If we have 2 modules  $50GB \times \frac{1 \text{ OPS}}{4 \text{ R}} = 14.5 \text{ } GOPS < 384GFLOPS$

```
JEDEC standard DDR4 module [edit]

CAS latency (CL)

Clock cycles between sending a column address to the memory and the beginning of the data in response tRCD


Clock cycles between row activate and reads/writes

tRP


Clock cycles between row precharge and activate
```

DDR4-xxxx denotes per-bit data transfer rate, and is normally used to describe DDR chips. PC4-xxxxx denotes overall transfer rate, in megabytes per second, and applies only to modules (assembled DIMVs). Because DDR4 memory module transfer data on a bus that is 8 bytes (64 data bits) wide, module peak transfer rate is calculated by taking transfers per second and multiphilips by eight [80].

#### Sustainable OPS if we assume unlimited computing resource



# The roofline under various configurations



#### 1.6 BFLOAT16 FLOATING-POINT FORMAT

Intel® Deep Learning Boost (Intel® DL Boost) uses bfloat16 format (BF16). Figure 1-6 illustrates BF16 versus FP16 and FP32.





Figure 1-6. Comparison of BF16 to FP16 and FP32




# How does "half-precision" floating point changes the roofline and system design?

# 16-bit floating point matrix multiplications

- Performing  $M \times N \times P$  matrix multiplications
  - The size of a is  $M \times N$
  - The size of b is  $N \times P$
  - The size of c is  $M \times P$
- Total amount of operations =  $2 \times M \times N \times P$  ops
- Total size of data accesses =  $2 \times (2 \times N + 1) \times M \times P$  bytes
- Average operations per byte =  $\frac{2 \times M \times N \times P}{2 \times (2 \times N + 1) \times M \times P} = \frac{1}{2} = 0.5$

```
for(i = 0; i < M; i++) {
  for(j = 0; j < P; j++) {
    for(k = 0; k < N; k++) {
      c[i][j] += a[i][k]*b[k][j];
for(i = 0; i < M; i++) {
  for(j = 0; j < P; j++) {
    sum = 0.0;
    for(k = 0; k < N; k++) {
      sum += a[i][k]*b[k][j];
    c[i][j] = sum;
```

#### Where does 16-bit sit?



# Reduced precision makes a problem more "compute-bound" and less memory bandwidth dependent

Recap on the roofline model, how do you decide if we want to go for improved processors or alternative architectures (e.g., near-data processing)


#### What's the operational intensity of modern workloads?

Table 1. Six DNN applications (two per DNN type). MLP stands for multi-layer perceptron, and LSTM stands for long short-term memory.

Name	Lines of Code	Weights	TPU Ops / Weight Byte	Operational Intensity Log2
MLP0	100	20 M	200	7.64385618977472
MLP1	1,000	5 M	168	7.39231742277876
LSTM0	1,000	52 M	64	6
LSTM1	1,500	34 M	96	6.58496250072116
CNN0	1,000	8 M	2,888	11.4958550268872
CNN1	1,000	100 M	1,750	10.7731392067197

N. Jouppi, C. Young, N. Patil and D. Patterson, "Motivation for and Evaluation of the First Tensor Processing Unit," in *IEEE Micro*, vol. 38, no. 3, pp. 10-19, May./Jun. 2018, doi: 10.1109/MM.2018.032271057.

## Where is my application?



3:00

When should we use
1. Performance equation
2. Amdahl's law
3. Roofline model

#### PE v.s. Amdahl's law v.s. Roofline model

- Performance equation
  - Useful to compare the two implementations and identify the reason of improvement
  - Cannot guide what to do
- Amdahl's law
  - Only tell us where to improve
  - Does not tell us by how much can we improve on "f"
- Roofline model
  - Tell us the roofline of improvement
  - Tell us if we maximize the improvement
  - Only work for each software component

## Summary of the roofline model

- The roofline model defines the "best performance" we can achieve under a certain architecture
  - Tells us how good we're in optimizing our code
  - We can never surpass the roofline without changing the hardware
- The roofline model helps us to identify which direction to go for optimization
  - Memory-bounded
    - Can we more efficiently use cache?
    - Can we reduce the data volume?
  - Compute-bounded
    - Can we make the algorithm more efficient?
    - Can we use more or other processing units?

### Don't forget...

- Form your group and discuss the project ideas
- Check the schedule/Google Spaces for up-to-date reading list and submit the summary!
- Project ideas
  - Accelerating applications through AI/ML accelerators (e.g., EdgeTPUs or tensor cores)
  - Accelerating applications through innovative parallel programming models that hardware accelerators enable and evaluate the result using FPGAs
  - Static tools to perform roofline analysis on AI/ML workloads
  - Accelerating applications through intelligent storage devices (smartSSD)
  - Literature review (more than 20 papers) on a certain topic related to this class
  - Anything related to what we discussed in this class!
- Decide & discuss your topics of interests with me before the 3<sup>rd</sup> week

# Electrical Computer Science Engineering

277



