



Computer Architecture


Chapter 4




Pep/9 virtual machine




Central processing unit (CPU)



Main memory





0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---

000B

1	1	0	1	0	0	0	1
---	---	---	---	---	---	---	---

000C

(a) The content in binary.

0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---

000B

1	1	0	1	0	0	0	1
---	---	---	---	---	---	---	---

000C

(a) The content in binary.

02	D1
----	----

000B 000C

(b) The content in hexadecimal.

0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---

000B

1	1	0	1	0	0	0	1
---	---	---	---	---	---	---	---

000C

(a) The content in binary.

02	D1
----	----

000C

(b) The content in hexadecimal.

000B

02D1

(c) The content in a machine language listing.

Instruction Specifier	Instruction
0000 0000	Stop execution
0000 0001	Return from CALL
0000 0010	Return from trap
0000 0011	Move SP to A
0000 0100	Move NZVC flags to A<12..15>
0000 0101	Move A<12..15> to NZVC flags
0000 011r	Bitwise invert r
0000 100r	Negate r
0000 101r	Arithmetic shift left r
0000 110r	Arithmetic shift right r
0000 111r	Rotate left r
0001 000r	Rotate right r

0001 001a	Branch unconditional
0001 010a	Branch if less than or equal to
0001 011a	Branch if less than
0001 100a	Branch if equal to
0001 101a	Branch if not equal to
0001 110a	Branch if greater than or equal to
0001 111a	Branch if greater than
0010 000a	Branch if V
0010 001a	Branch if C
0010 010a	Call subroutine

0010 011n Unimplemented opcode, unary trap

0010 1aaa	Unimplemented opcode, nonunary trap
0011 0aaa	Unimplemented opcode, nonunary trap
0011 1aaa	Unimplemented opcode, nonunary trap
0100 0aaa	Unimplemented opcode, nonunary trap
0100 1aaa	Unimplemented opcode, nonunary trap

0101 0aaa
0101 1aaa

Add to stack pointer (SP)
Subtract from stack pointer (SP)

0110 raaa
0111 raaa
1000 raaa
1001 raaa

Add to r
Subtract from r
Bitwise AND to r
Bitwise OR to r


1010 raaa
1011 raaa
1100 raaa
1101 raaa
1110 raaa
1111 raaa

Compare word to r
Compare byte to r<8..15>
Load word r from memory
Load byte r<8..15> from memory
Store word r to memory
Store byte r<8..15> to memory

Instruction
specifier




Operand
specifier



(a) The two parts of a nonunary instruction

Instruction
specifier



(b) A unary instruction

aaa	Addressing Mode
000	Immediate
001	Direct
010	Indirect
011	Stack-relative
100	Stack-relative deferred
101	Indexed
110	Stack-indexed
111	Stack-deferred indexed

(a) The addressing-aaa field.


a	Addressing Mode
0	Immediate
1	Indexed

(b) The addressing-a field.

r	Register
0	Accumulator, A
1	Index register, X

(c) The register-r field.

Main memory



Direct addressing

- $\text{Oprnd} = \text{Mem}[\text{OprndSpec}]$
- The operand specifier is the memory address of the operand.


The stop instruction


- Instruction specifier: 0000 0000
- Causes the computer to stop

The load word instruction


- Instruction specifier: 1100 raaa
- Loads one word (two bytes) from memory to register r

$$r \leftarrow \text{Oprnd} ; N \leftarrow r < 0 , Z \leftarrow r = 0$$






CPU





Mem




C1004A
Load accumulator

(a) Before.



C1004A
Load accumulator




(a) Before.




(b) After.

The store word instruction

- Instruction specifier: 1110 raaa
- Stores one word (two bytes) from register r to memory

Oprnd \leftarrow r







E9004A
Store index register




(a) Before.



(a) Before.

E9004A
Store index register



(b) After.

The add instruction


- Instruction specifier: 0110 raaa
- Adds one word (two bytes) from memory to register r

$$r \leftarrow r + \text{Oprnd} ; N \leftarrow r < 0 , Z \leftarrow r = 0 ,$$
$$V \leftarrow \{\text{overflow}\} , C \leftarrow \{\text{carry}\}$$


Instruction specifier			Operand specifier		
Opcode	r	aaa			
0 1 1 0 1 0 0 1	6	9	0 0 0 0 0 0	0	4
					A

Instruction specifier							Operand specifier						
Opcode			r	aaa				0	0	0	0	0	0
0	1	1	0	1	0	0	1	0	0	0	0	0	0
6				9									

CPU



Mem





69004A

Add index register

(a) Before.


Instruction specifier							Operand specifier						
Opcode				r			aaa			0 0 0 0 0 0			
0	1	1	0	1	0	0	1	0	0	0	0	0	0

6 9 0 0 0 0 4 A



69004A
Add index register

(a) Before.







(b) After.

The subtract instruction

- Instruction specifier: 0111 raaa
- Subtracts one word (two bytes) from memory from register r

$$r \leftarrow r - \text{Oprnd} ; N \leftarrow r < 0 , Z \leftarrow r = 0 ,$$
$$V \leftarrow \{\text{overflow}\} , C \leftarrow \{\text{carry}\}$$





71004A
Subtract accumulator

(a) Before.

Instruction specifier
Opcode r aaa


0	1	1	1		0	0	0	1
	7						1	

Operand specifier


0	0	0	0	0	0	0	0
0		0			0		0

0	1	0	0	1	0	1	0
4					A		

CPU




Mem




71004A

Subtract accumulator

CPU



Mem




(a) Before.




(b) After.

The and instruction

- Instruction specifier: 1000 raaa
- ANDs one word (two bytes) from memory to register r



$$r \leftarrow r \wedge \text{Oprnd} ; N \leftarrow r < 0 , Z \leftarrow r = 0$$






89004A
And index register

(a) Before.



(a) Before.




(b) After.

The or instruction


- Instruction specifier: 1001 raaa
- ORs one word (two bytes) from memory to register r

$$r \leftarrow r \vee \text{Oprnd} ; N \leftarrow r < 0 , Z \leftarrow r = 0$$

CPU



Mem




99004A
Or index register




(a) Before.

CPU



Mem



(b) After.

The invert instruction


- Instruction specifier: 0000 011r
- Bit-wise NOT operation on register r
- Each 0 changed to 1, each 1 changed to 0

$$r \leftarrow \neg r ; N \leftarrow r < 0 , Z \leftarrow r = 0$$


Instruction specifier

Opcode

r



CPU




(a) Before.

06

Invert accumulator

CPU




(b) After.

The negate instruction

- Instruction specifier: 0000 100r
- Negate (take two's complement of) register r

$$r \leftarrow -r ; N \leftarrow r < 0 , Z \leftarrow r = 0$$


CPU



(a) Before.

08
Negate accumulator

CPU





(b) After.

The load byte instruction


- Instruction specifier: 1101 raaa
- Loads one byte from memory to the right half of register r

$$r\langle 8..15 \rangle \leftarrow \text{byte Oprnd} ; N \leftarrow 0 , Z \leftarrow r\langle 8..15 \rangle = 0$$






CPU





Mem




D1004A
Load byte
accumulator

(a) Before.



(a) Before.





(b) After.

The store byte instruction


- Instruction specifier: 1111 raaa
- Stores one byte from the right half of register r to memory

byte Oprnd \leftarrow r{8..15}




F1004A
Store byte
accumulator

(a) Before.




(b) After.

Load byte from input device




(a) Before.

Load byte from input device




(a) Before.




(b) After.

Store byte to output device




(a) Before.


Store byte to output device




(a) Before.



A little-endian CPU



Little-endian CPU
Load accumulator



A 32-bit register load

	Initial State	BigEndian Final State	LittleEndian Final State
Mem[019E]	89	89	89
Mem[019F]	AB	AB	AB
Mem[01A0]	CD	CD	CD
Mem[01A1]	EF	EF	EF
Accumulator		89 AB CD EF	EF CD AB 89

The von Neumann execution cycle

- Fetch instruction at $\text{Mem}[\text{PC}]$.
- Decode instruction fetched.
- Increment PC.
- Execute the instruction fetched.
- Repeat.

Load the machine language program

Initialize PC and SP

do {

Fetch the next instruction

Decode the instruction specifier

Increment PC

Execute the instruction fetched

}

while (*the stop instruction does not execute*)

Load the machine language program into memory starting at address 0000

PC \leftarrow 0000

SP \leftarrow Mem[FFF4]

do {

Fetch the instruction specifier at address in PC

PC \leftarrow **PC** + 1

Decode the instruction specifier

if (*the instruction is not unary*) {

Fetch the operand specifier at address in PC

PC \leftarrow **PC** + 2

}

Execute the instruction fetched

}

while ((*the stop instruction does not execute*) **&&**
(*the instruction is legal*))

Address


<u>Address</u>	<u>Machine Language (bin)</u>
0000	1101 0001 0000 0000 0000 1101
0003	1111 0001 1111 1100 0001 0110
0006	1101 0001 0000 0000 0000 1110
0009	1111 0001 1111 1100 0001 0110
000C	0000 0000
000D	0100 1000 0110 1001
000F	

Address


<u>Address</u>	<u>Machine Language (hex)</u>
0000	D1000D ;Load byte accumulator 'H'
0003	F1FC16 ;Store byte accumulator output device
0006	D1000E ;Load byte accumulator 'i'
0009	F1FC16 ;Store byte accumulator output device
000C	00 ;Stop
000D	4869 ;ASCII "Hi" characters


Output

Hi




(a) Initial state before loading.







(c) $\text{PC} \leftarrow 0000$ (hex).




(c) $\text{PC} \leftarrow 0000$ (hex).




(d) Fetch instruction at $\text{Mem}[\text{PC}]$.




(e) Increment PC.




(e) Increment PC.




(f) Execute. Load byte for H to accumulator.




(g) Fetch instruction at $\text{Mem}[\text{PC}]$.




(g) Fetch instruction at Mem[PC].




(h) Increment PC.




(i) Execute. Store byte from accumulator to output device.




(i) Execute. Store byte from accumulator to output device.




(j) Fetch instruction at Mem[PC].



(k) Increment PC.



(k) Increment PC.



(l) Execute. Load byte for i to accumulator.

Address

<u>Address</u>	<u>Machine Language (bin)</u>
0000	1101 0001 1111 1100 0001 0101
0003	1111 0001 0000 0000 0001 0011
0006	1101 0001 1111 1100 0001 0101
0009	1111 0001 1111 1100 0001 0110
000C	1101 0001 0000 0000 0001 0011
000F	1111 0001 1111 1100 0001 0110
0012	0000 0000

Address

<u>Address</u>	<u>Machine Language (hex)</u>
0000	D1FC15 ; Input first character
0003	F10013 ; Store first character
0006	D1FC15 ; Input second character
0009	F1FC16 ; Output second character
000C	D10013 ; Load first character
000F	F1FC16 ; Output first character
0012	00 ; Stop

Input

up

Output

pu

Address

<u>Address</u>	<u>Machine Language (bin)</u>
0000	1100 0001 0000 0000 0000 1101
0003	0110 0001 0000 0000 0000 1111
0006	1001 0001 0000 0000 0001 0001
0009	1111 0001 1111 1100 0001 0110
000C	0000 0000
000D	0000 0000 0000 0101
000F	0000 0000 0000 0011
0011	0000 0000 0011 0000

Address

<u>Address</u>	<u>Machine Language (hex)</u>
0000	C1000D ;A <- first number
0003	61000F ;Add the two numbers
0006	910011 ;Convert sum to character
0009	F1FC16 ;Output the character
000C	00 ;Stop
000D	0005 ;Decimal 5
000F	0003 ;Decimal 3
0011	0030 ;Mask for ASCII char

Output

<u>Address</u>	<u>Machine Language (bin)</u>
0000	1101 0001 0000 0000 0001 1001
0003	1111 0001 0000 0000 0000 1001
0006	1100 0001 0000 0000 0001 0011
0009	0110 0001 0000 0000 0001 0101
000C	1001 0001 0000 0000 0001 0111
000F	1111 0001 1111 1100 0001 0110
0012	0000 0000
0013	0000 0000 0000 0101
0015	0000 0000 0000 0011
0017	0000 0000 0011 0000
0019	0111 0001


Address

	<u>Machine Language (hex)</u>
0000	D10019 ;Load byte accumulator
0003	F10009 ;Store byte accumulator
0006	C10013 ;A <- first number
0009	610015 ;Add the two numbers
000C	910017 ;Convert sum to character
000F	F1FC16 ;Output the character
0012	00 ;Stop
0013	0005 ;Decimal 5
0015	0003 ;Decimal 3
0017	0030 ;Mask for ASCII char
0019	71 ;Byte to modify instruction

Output

2

Intel x-86 computer architecture




Status Bit	Intel Name	EFLAGS Position
N	SF	7
Z	ZF	6
V	OF	11
C	CF	0

x86 add register instruction

Opcode	d	s	mod	reg	r/m
0 0 0 0 0 0 1 1 1 0 0 0 0 0 1	0	1	C		1


Memory devices

- Read/Write memory
 - ▶ Also called Random-Access Memory (RAM)
 - ▶ Can load from RAM and store to RAM
- Read-Only memory (ROM)
 - ▶ Can load from ROM
 - ▶ Cannot store to ROM
- RAM and ROM are *both* random




The load option


- $SP \leftarrow \text{Mem}[FFF6]$
- $PC \leftarrow \text{Mem}[FFFC]$
- Start the von Neumann cycle



(a) Initial state.



(b) $SP \leftarrow \text{Mem}[FFF6]$



(c) $PC \leftarrow \text{Mem}[FFF6]$

The execute option

- $SP \leftarrow \text{Mem}[FFF4]$
- $PC \leftarrow 0000$
- Start the von Neumann cycle

Address

<u>Address</u>	<u>Machine Language (hex)</u>
0000	D1000D ;Load byte accumulator 'H'
0003	F1FC16 ;Store byte accumulator output device
0006	D1000E ;Load byte accumulator 'i'
0009	F1FC16 ;Store byte accumulator output device
000C	00 ;Stop
000D	4869 ;ASCII "Hi" characters

Hex Version for the Loader

D1 00 0D F1 FC 16 D1 00 0E F1 FC 16 00 48 69 zz

Output

Hi