
## Operating System




# Three types of operating systems

- Single-user
  - ▶ Hand-held devices, e.g. smart phones
- Multi-user
  - Desktop and laptop computers
- Real-time
  - ▶ Equipment control, e.g. car engine

# The Pep/9 OS

- An operating system is a program
- One function of an operating system is to manage the jobs (application programs) that users submit
- Because the operating system is itself a program, it is stored in memory
- The location of the OS program relative to the application programs is the memory map



## The Pep/9 loader

- The purpose is to load the application program into memory starting at address 0000
- When you invoke the Pep/9 loader:

SP←Mem[FFF6]


PC←Mem[FFFC]

## The .BURN command

- If .BURN is in a program, the assembler assumes the program will be burned into **ROM**
- It generates code for instructions that follow the .BURN
- It does not generate code for instructions that precede the .BURN
- It computes symbol values assuming the operand of .BURN is the last address

## Program termination

- Pep/9 OS
  - When a program terminates with STOP, control returns to the user of the Pep/9 simulator
- Real-world OS
  - When a program terminates, the computer does not stop, but returns control to the operating system




# Traps

- Executed by the unimplemented nonunary instructions DECI, DECO, HEXO, STRO, NOP and the unary instructions NOP0, NOP1
- Similar to the CALL instruction, but all the registers, not just SP, are stored on the system stack

## The trap mechanism

```
\leftarrow Mem[FFF6];
Temp
                                 \leftarrow \text{IR}\langle 0...7 \rangle;
Mem[Temp - 1]
Mem[Temp - 3]
                                 \leftarrow SP;
Mem[Temp - 5]
                                 \leftarrow PC;
Mem[Temp - 7]
                                 \leftarrow X;
Mem[Temp - 9]
                                 \leftarrow A;
Mem[Temp - 10]\langle 4..7 \rangle \leftarrow NZVC;
SP
                                 \leftarrow Temp - 10;
                                 \leftarrow Mem[FFFE]
PC
```



### Processes

- Process
  - A program during execution
- Process Control Block
  - ▶ The block of information in main memory that contains a copy of the trapped processes' registers

# The return from trap instruction

- Instruction specifier: 0000 0010
- Mnemonic: RETR

```
NZVC \leftarrow Mem[SP]\langle 4...7 \rangle;
         \leftarrow Mem[SP + 1];
X \leftarrow \text{Mem}[SP + 3];
PC \leftarrow Mem[SP + 5];
SP \leftarrow Mem[SP + 7]
```

# The trap handlers

0010 01In NOPn Unary no-operation

0010 Iaaa NOP Nonunary no-operation

0011 0aaa DECI Nonunary decimal input

0011 Iaaa DECO Nonunary decimal output

0100 0aaa HEXO Nonunary hex output

0100 Iaaa STRO Nonunary string output

## The test for NOPn

0010 0110 NOP0 Right-most bit 0

0010 0111 NOP1 Right-most bit I

```
Computer Systems
```

```
;***** Trap handler
             oldIR:
                      .EQUATE 9
                                           ;Stack address of IR on trap
                              oldIR,s
                                           ;X <- trapped IR
FC52
      DB0009 trap:
                      LDBX
                                           ;If X >= first nonunary trap opcode
FC55
      B80028
                      CPBX
                              0x0028,i
      1CFC67
                                           ; trap opcode is nonunary
FC58
                      BRGE
                              nonUnary
FC5B
      880001 unary:
                      ANDX
                              0x0001,i
                                           ; Mask out all but rightmost bit
FC5E
                      ASLX
                                           ; Two bytes per address
      \mathbf{0B}
                                           ;Call unary trap routine
FC5F
      25FC63
                      CALL
                              unaryJT,x
FC62
      02
                                           ;Return from trap
                      RETTR
FC63
      FD6B
             unaryJT: .ADDRSS opcode26
                                           ; Address of NOPO subroutine
FC65
      FD6C
                      .ADDRSS opcode27
                                           ; Address of NOP1 subroutine
```

# The test for the nonunary trap instructions

0 if the trap IR contains 0010 laaa NOP


I if the trap IR contains 0011 Oaaa DECI

2 if the trap IR contains 0011 laaa DECO


3 if the trap IR contains 0100 0aaa HEXO

4 if the trap IR contains 0100 laaa STRO

```
FC67
                                            ;Trap opcode is nonunary
      OD
             nonUnary: ASRX
FC68
                       ASRX
                                             ;Discard addressing mode bits
      OD
FC69
      OD
                       ASRX
FC6A
      780005
                               5,i
                                            ;Adjust so that NOP opcode = 0
                       SUBX
                                            ; Two bytes per address
FC6D
                       ASLX
      0B
FC6E
                               nonUnJT, x
                                            ;Call nonunary trap routine
      25FC72
                       CALL
FC71
                                            ;Return from trap
      02
             return:
                       RETTR
      FD6D
FC72
             nonUnJT: .ADDRSS opcode28
                                            ;Address of NOP subroutine
                       .ADDRSS opcode30
                                            ; Address of DECI subroutine
FC74
      FD77
                                            ;Address of DECO subroutine
FC76
     FEEB
                       .ADDRSS opcode38
FC78
                       .ADDRSS opcode40
                                            ; Address of HEXO subroutine
     FF76
                       .ADDRSS opcode48
FC7A
      FFC2
                                            ; Address of STRO subroutine
```



(a) Immediately after a trap.




**(b)** With two return addresses on the run-time stack. The shaded region is the PCB.

# Trap addressing mode assertion

- Precondition
  - addrMask is a bit mask representation of the set of allowable addressing modes, and the PCB of the stack instruction is on the system stack

#### Addressing modes for STRO



# Trap addressing mode assertion

- Postcondition
  - If the addressing mode of the trap instruction is in the set of allowable addressing modes, control is returned to the trap handler. Otherwise, an invalid addressing mode message is output and the program halts with a fatal run-time error.

```
; ***** Assert valid trap addressing mode
             oldIR4:
                      .EOUATE 13
                                          ;oldIR + 4 with two return addresses
FC7C
      D00001 assertAd:LDBA
                              1,i
                                         ;A < -1
FC7F
     DB000D
                              oldIR4,s
                      LDBX
                                          ;X <- OldIR
                                          ; Keep only the addressing mode bits
FC82
     880007
                              0x0007,i
                      ANDX
     18FC8F
                              testAd
                                          ;000 = immediate addressing
FC85
                      BREQ
FC88
                                          ;Shift the 1 bit left
     0A
             loop:
                      ASLA
                              1,i
                                          ;Subtract from addressing mode count
FC89
     780001
                      SUBX
FC8C
     1AFC88
                                          ;Try next addressing mode
                      BRNE
                              loop
FC8F 81FC11 testAd: ANDA
                                          ;AND the 1 bit with legal modes
                              addrMask,d
FC92
     18FC96
                      BREQ
                              addrErr
FC95
     01
                      RET
                                          ;Legal addressing mode, return
FC96
                              '\n',i
     D0000A addrErr: LDBA
FC99
     F1FC16
                      STBA
                              charOut,d
FC9C
     COFCA9
                      LDWA
                              trapMsg,i
                                          ; Push address of error message
FC9F
     E3FFFE
                              -2,s
                      STWA
FCA2
     580002
                              2,i
                                          ;Call print subroutine
                      SUBSP
FCA5
     24FFDE
                      CALL
                              prntMsg
FCA8
                                          ;Halt: Fatal runtime error
      00
                      STOP
                              "ERROR: Invalid trap addressing mode.\x00"
FCA9
      455252 trapMsq: .ASCII
```

# Trap operand address computation

- Precondition
  - The PCB of the stack instruction is on the system stack
- Postcondition
  - opAddr contains the address of the operand according to the addressing mode of the trap instruction

780002

E9FC13

01

**FCEB** 

FCEE

FCF1

```
; ***** Set address of trap operand
             oldX4:
                     .EQUATE 7
                                            ;oldX + 4 with two return addresses
             oldPC4: .EQUATE 9
                                            ;oldPC + 4 with two return addresses
             oldSP4: .EOUATE 11
                                            ;oldSP + 4 with two return addresses
      DB000D setAddr: LDBX
                               oldIR4,s
                                            ;X <- old instruction register
FCCE
                               0x0007,i
                                            ; Keep only the addressing mode bits
FCD1
      880007
                      ANDX
FCD4
                                            ; Two bytes per address
      \mathbf{0B}
                       ASLX
FCD5
     13FCD8
                               addrJT,x
                      BR
FCD8
     FCE8
             addrJT:
                       .ADDRSS addrI
                                            ; Immediate addressing
                                            ;Direct addressing
FCDA
     FCF2
                       .ADDRSS addrD
                                            ; Indirect addressing
FCDC
     FCFF
                       .ADDRSS addrN
                                            ;Stack-relative addressing
FCDE
     FDOF
                       .ADDRSS addrS
                                            ;Stack-relative deferred addressing
FCE0
     FD1F
                       .ADDRSS addrSF
                                            ; Indexed addressing
FCE2
     FD32
                       .ADDRSS addrX
FCE4 FD42
                       .ADDRSS addrSX
                                            ;Stack-indexed addressing
FCE6
                       .ADDRSS addrSFX
                                            ;Stack-deferred indexed addressing
      FD55
      CB0009 addrI:
FCE8
                      LDWX
                               oldPC4,s
                                            ; Immediate addressing
```

;Oprnd = OprndSpec

2,i

opAddr, d

**SUBX** 

STWX

RET

```
FCF2
      CB0009 addrD:
                                oldPC4,s
                                              ;Direct addressing
                        LDWX
FCF5
      780002
                                 2,i
                                              ;Oprnd = Mem[OprndSpec]
                        SUBX
      CD0000
FCF8
                        LDWX
                                0,x
                                opAddr, d
FCFB
      E9FC13
                        STWX
FCFE
      01
                        RET
      CB0009 addrN:
                                oldPC4,s
                                              ; Indirect addressing
FCFF
                        LDWX
FD02
      780002
                                 2,i
                                              ;Oprnd = Mem[Mem[OprndSpec]]
                        SUBX
FD05
      CD0000
                        LDWX
                                0,x
FD08
      CD0000
                                0,x
                        LDWX
FD0B
      E9FC13
                                opAddr,d
                        STWX
FDOE
      01
                        RET
FDOF
      CB0009 addrS:
                        LDWX
                                oldPC4,s
                                              ;Stack-relative addressing
                                              ;Oprnd = Mem[SP + OprndSpec]
FD12
      780002
                        SUBX
                                2,i
FD15
      CD0000
                        LDWX
                                0,x
FD18
      6B000B
                                oldSP4,s
                        ADDX
FD1B
                                opAddr, d
      E9FC13
                        STWX
FD1E
      01
                        RET
```

```
FD1F
      CB0009 addrSF:
                                oldPC4,s
                                             ;Stack-relative deferred addressing
                       LDWX
FD22
      780002
                                2,i
                                             ;Oprnd = Mem[Mem[SP + OprndSpec]]
                       SUBX
FD25
      CD0000
                       LDWX
                                0,x
FD28
      6B000B
                                oldSP4,s
                       ADDX
FD2B
      CD0000
                                0,x
                       LDWX
                                opAddr,d
FD2E
      E9FC13
                       STWX
FD31
      01
                       RET
      CB0009 addrX:
                                             ; Indexed addressing
FD32
                       LDWX
                                oldPC4,s
                                2,i
                                             ;Oprnd = Mem[OprndSpec + X]
FD35
      780002
                       SUBX
FD38
      CD0000
                                0,x
                       LDWX
FD3B
                                oldX4,s
      6B0007
                       ADDX
FD3E
      E9FC13
                       STWX
                                opAddr, d
FD41
      01
                       RET
```

```
CB0009 addrSX:
                                oldPC4,s
                                             ;Stack-indexed addressing
FD42
                       LDWX
FD45
      780002
                                2,i
                                             ;Oprnd = Mem[SP + OprndSpec + X]
                       SUBX
FD48
      CD0000
                       LDWX
                                0,x
FD4B
      6B0007
                                oldX4,s
                       ADDX
FD4E
      6B000B
                                oldSP4,s
                       ADDX
                                opAddr, d
FD51
      E9FC13
                       STWX
FD54
      01
                       RET
      CB0009 addrSFX: LDWX
FD55
                                oldPC4,s
                                             ;Stack-deferred indexed addressing
FD58
      780002
                                2,i
                                             ;Oprnd = Mem[Mem[SP + OprndSpec] + X]
                       SUBX
FD5B
      CD0000
                                0,x
                       LDWX
FD5E
      6B000B
                                oldSP4,s
                       ADDX
FD61
      CD0000
                       LDWX
                                0,x
FD64
      6B0007
                       ADDX
                                oldX4,s
FD67
      E9FC13
                       STWX
                                opAddr, d
      01
FD6A
                       RET
```

# The no-operation trap handlers


- Do nothing when executed
- Provided for systems programmer to write her own trap handler

### Computer Systems fifth edition

```
;***** Opcode 0x26
             ; The NOPO instruction.
             opcode26:RET
FD6B
      01
             ;****** Opcode 0x27
             ;The NOP1 instruction.
             opcode27:RET
FD6C
      01
             ;****** Opcode 0x28
             ;The NOP instruction.
FD6D
      C00001 opcode28:LDWA
                              0x0001,i ;Assert i
     E1FC11
                      STWA
FD70
                              addrMask,d
FD73
      24FC7C
                      CALL
                              assertAd
FD76
      01
                      RET
```

# The DECI trap handler

- Parses the input, converting the string of ASCII characters to the proper bits in two's complement representation
- Based on a finite state machine



```
isOvfl := false
state := init
do
   CHARI asciiCh
   switch state
   case init:
      if (asciiCh == '+') {
         isNeg ← false
         state ← sign
      else if (asciiCh == '-') {
         isNeg ← true
         state ← sign
      else if (asciiCh is a Digit) {
         isNeg ← false
         total ← Value (asciiCh)
         state ← digit
      else if (asciiCh is not <SPACE> or <LF>) {
         Exit with DECI error
```

### Computer Systems fifth edition

```
case sign:
      if (asciiCh is a Digit) {
         total ← Value(asciiCh)
         state ← digit
      else {
         Exit with DECI error
   case digit:
      if (asciiCh is a Digit) {
         total ← 10 * total + Value(asciiCh)
         if (overflow) {
             isOvfl ← true
      else {
         Exit normally
   end switch
while (not exit)
```

```
;***** Opcode 0x30
:The DECI instruction.
; Input format: Any number of leading spaces or line feeds are
;allowed, followed by '+', '-' or a digit as the first character,
; after which digits are input until the first nondigit is
; encountered. The status flags N, Z and V are set appropriately
; by this DECI routine. The C status flag is not affected.
oldNZVC: .EQUATE 15
                             ;Stack address of NZVC on interrupt
total: .EQUATE 11
                             ;Cumulative total of DECI number
asciiCh: .EQUATE 10
                             ;asciiCh, one byte
valAscii:.EOUATE 8
                             ; value (asciiCh)
isOvfl: .EQUATE 6
                             ;Overflow boolean
isNeg: .EQUATE 4
                             ; Negative boolean
state: .EOUATE 2
                             ;State variable
       .EQUATE 0
temp:
init:
                             ; Enumerated values for state
         .EQUATE 0
sign:
        .EQUATE 1
digit:
         .EQUATE 2
```

#### FIFTH EDITION

```
OxOOFE, i
FD77
      C000FE opcode30:LDWA
                                             ; Assert d, n, s, sf, x, sx, sfx
FD7A
      E1FC11
                                addrMask, d
                       STWA
FD7D
                                assertAd
      24FC7C
                       CALL
FD80
      24FCCE
                       CALL
                                setAddr
                                             ;Set address of trap operand
FD83
      58000D
                                13,i
                                             ; Allocate storage for locals
                       SUBSP
                                             ;isOvfl <- FALSE
FD86
      C00000
                       LDWA
                                FALSE, i
FD89
      E30006
                                isOvfl,s
                       STWA
FD8C
      C00000
                                init,i
                                             ;state <- init
                       LDWA
FD8F
      E30002
                       STWA
                                state,s
FD92
      D1FC15 do:
                                charIn,d
                                             ;Get asciiCh
                       LDBA
FD95
      F3000A
                       STBA
                                asciiCh,s
                                0x000F,i
FD98
      80000F
                       ANDA
                                             ;Set value(asciiCh)
FD9B
      E30008
                       STWA
                                valAscii,s
FD9E
      D3000A
                       LDBA
                                asciiCh,s
                                             ; A<low> = asciiCh throughout the loop
FDA1
      CB0002
                                             ;switch (state)
                       LDWX
                                state,s
FDA4
                                             ;Two bytes per address
      0B
                       ASLX
FDA5
      13FDA8
                       BR
                                stateJT, x
              stateJT: .ADDRSS sInit
FDA8
      FDAE
FDAA
      FE08
                        .ADDRSS sSign
                        .ADDRSS sDigit
FDAC
      FE23
```

```
;if (asciiCh == '+')
      B0002B sInit:
                                '+',i
FDAE
                       CPBA
FDB1
      1AFDC3
                                ifMinus
                       BRNE
      C80000
                                FALSE, i
FDB4
                       LDWX
                                             ;isNeg <- FALSE
FDB7
      EB0004
                                isNeg,s
                       STWX
                                sign,i
FDBA
      C80001
                                             ;state <- sign
                       LDWX
      EB0002
FDBD
                       STWX
                                state,s
FDC0
      12FD92
                                do
                       BR
                                             ;else if (asciiCh == '-')
      B0002D ifMinus: CPBA
                                '-',i
FDC3
                                ifDigit
FDC6
      1AFDD8
                       BRNE
FDC9
      C80001
                                TRUE, i
                                             ;isNeq <- TRUE
                       LDWX
                                isNeg,s
FDCC
      EB0004
                       STWX
      C80001
                                sign,i
FDCF
                       LDWX
                                            ;state <- sign
FDD2
      EB0002
                       STWX
                                state,s
FDD5
      12FD92
                       BR
                                do
```

```
Computer Systems fifth edition
```

```
B00030 ifDigit: CPBA
                                '0',i
                                             ;else if (asciiCh is a digit)
FDD8
      16FDF9
                       BRLT
                                ifWhite
FDDB
      B00039
                                '9',i
FDDE
                       CPBA
                                ifWhite
FDE1
      1EFDF9
                       BRGT
FDE4
      C80000
                                FALSE, i
                                             ;isNeg <- FALSE
                       LDWX
FDE7
      EB0004
                       STWX
                                isNeg,s
                                valAscii,s
      CB0008
                                             ;total <- value(asciiCh)</pre>
FDEA
                       LDWX
FDED
      EB000B
                                total,s
                       STWX
                                           ;state <- digit
      C80002
                                digit,i
FDF0
                       LDWX
FDF3
      EB0002
                                state,s
                       STWX
FDF6
      12FD92
                                do
                       BR
                                ' ',i
      B00020 ifWhite: CPBA
                                             ;else if (asciiCh is not a space
FDF9
FDFC
      18FD92
                       BREQ
                                do
                                '\n',i
FDFF
      B0000A
                       CPBA
                                             ;or line feed)
FE02
                                deciErr
                                             ; exit with DECI error
      1AFEBE
                       BRNE
FE05
      12FD92
                       BR
                                do
```

```
FE08
      B00030 sSign:
                                '0',i
                                             ; if asciiCh (is not a digit)
                       CPBA
FEOB
      16FEBE
                       BRLT
                                deciErr
FEOE
      B00039
                                '9',i
                       CPBA
FE11
                                deciErr
                                             ;exit with DECI error
      1EFEBE
                       BRGT
FE14
     CB0008
                                valAscii,s
                                             ;else total <- value(asciiCh)</pre>
                       LDWX
FE17
      EB000B
                       STWX
                                total,s
FE1A
                                digit,i
                                             ;state <- digit
      C80002
                       LDWX
FE1D
      EB0002
                                state,s
                       STWX
FE20
     12FD92
                       BR
                                do
                                '0',i
                                             ;if (asciiCh is not a digit)
FE23
      B00030 sDigit:
                       CPBA
FE26
      16FE74
                       BRLT
                                deciNorm
                                '9',i
FE29
      B00039
                       CPBA
FE2C
      1EFE74
                       BRGT
                                deciNorm
                                             ;exit normaly
FE2F
      C80001
                       LDWX
                                TRUE, i
                                             ;else X <- TRUE for later assignments
FE32
      C3000B
                                total,s
                                             ;Multiply total by 10 as follows:
                       LDWA
                                             ;First, times 2
FE35
                       ASLA
      0A
FE36
                                ovfl1
                                             ; If overflow then
      20FE3C
                       BRV
                                L1
FE39
      12FE3F
                       BR
```

```
FE3C
     EB0006 ovfl1:
                              isOvfl,s
                      STWX
                                          ;isOvfl <- TRUE
FE3F
      E30000 L1:
                                          ;Save 2 * total in temp
                      STWA
                              temp,s
FE42
      0A
                      ASLA
                                          ; Now, 4 * total
FE43
     20FE49
                              ovf12
                                          ; If overflow then
                      BRV
FE46
     12FE4C
                              L2
                      BR
     EB0006 ovfl2:
                              isOvfl,s
FE49
                      STWX
                                          ;isOvfl <- TRUE
FE4C
             L2:
                                          ; Now, 8 * total
     0A
                      ASLA
FE4D
     20FE53
                      BRV
                              ovfl3
                                          ; If overflow then
FE50
     12FE56
                              L3
                      BR
FE53
     EB0006 ovfl3:
                              isOvfl,s
                      STWX
                                          ;isOvfl <- TRUE
     630000 L3:
                                          ;Finally, 8 * total + 2 * total
FE56
                      ADDA
                              temp,s
                                          ; If overflow then
                              ovfl4
FE59
     20FE5F
                      BRV
FE5C
     12FE62
                      BR
                              L4
FE5F
     EB0006 ovfl4:
                      STWX
                              isOvfl,s
                                         ;isOvfl <- TRUE
FE62
     630008 L4:
                      ADDA
                              valAscii,s ;A <- 10 * total + valAscii
FE65
     20FE6B
                              ovf15
                                          ; If overflow then
                      BRV
FE68
     12FE6E
                              L5
                      BR
FE6B
     EB0006 ovf15:
                      STWX
                              isOvfl,s ;isOvfl <- TRUE
     E3000B L5:
FE6E
                              total,s
                                          ;Update total
                      STWA
FE71
     12FD92
                              do
                      BR
```

```
Computer Systems
```

```
FE74
      C30004 deciNorm:LDWA
                                            ; If is Neg then
                               isNeq,s
FE77
      18FE90
                       BREO
                               setNZ
FE7A
      C3000B
                       LDWA
                               total,s
                                            ; If total != 0x8000 then
FE7D
     A08000
                               0x8000,i
                      CPWA
FE80
     18FE8A
                               L6
                      BREQ
FE83
      08
                      NEGA
                                            ; Negate total
FE84
     E3000B
                       STWA
                               total,s
FE87
     12FE90
                               setNZ
                      BR
FE8A
     C00000 L6:
                      LDWA
                               FALSE, i
                                            ;else -32768 is a special case
FE8D
      E30006
                               isOvfl,s
                                            ;isOvfl <- FALSE
                       STWA
FE90
      DB000F setNZ:
                      LDBX
                               oldNZVC,s
                                           ;Set NZ according to total result:
                               0x0001,i
                                           ;First initialize NZV to 000
FE93
      880001
                      ANDX
FE96
      C3000B
                      LDWA
                               total,s
                                            ; If total is negative then
FE99
      1CFE9F
                      BRGE
                               checkZ
FE9C
      980008
                               0x0008,i
                       ORX
                                            ;set N to 1
FE9F
      A00000 checkZ:
                      CPWA
                               0,i
                                            ; If total is not zero then
FEA2
      1AFEA8
                      BRNE
                               setV
      980004
FEA5
                               0x0004,i
                       ORX
                                           ;set Z to 1
FEA8
      C30006 setV:
                               isOvfl,s
                                            ; If not isOvfl then
                      LDWA
FEAB
      18FEB1
                      BREQ
                               storeFl
      980002
                               0x0002,i
FEAE
                       ORX
                                          ;set V to 1
FEB1
      FB000F storeF1: STBX
                               oldNZVC,s
                                           ;Store the NZVC flags
```

```
D0000A deciErr: LDBA
                               '\n',i
FEBE
FEC1
      F1FC16
                      STBA
                               charOut,d
FEC4
      COFED1
                               deciMsg,i ;Push address of message onto stack
                      LDWA
                               -2,s
FEC7
     E3FFFE
                      STWA
FECA
     580002
                               2,i
                      SUBSP
                                           ; and print
FECD
      24FFDE
                      CALL
                               prntMsg
                                           ;Fatal error: program terminates
FEDO
      00
                      STOP
      455252 deciMsg: .ASCII "ERROR: Invalid DECI input\x00"
FED1
      4F523A
      20496E
      76616C
      696420
      444543
      492069
      6E7075
      7400
```

## The DECO trap handler

- Outputs the operand of DECO in a format that is equivalent to the C printf() function with an integer value
- Outputs at most five characters, preceded by the hyphen character – if necessary

## Computer Systems

```
;***** Opcode 0x38
             ;The DECO instruction.
             ;Output format: If the operand is negative, the algorithm prints
             ;a single '-' followed by the magnitude. Otherwise it prints the
             ;magnitude without a leading '+'. It suppresses leading zeros.
             remain:
                      .EQUATE 0
                                           ; Remainder of value to output
             outYet: .EQUATE 2
                                           ; Has a character been output yet?
                                           ;Place value for division
             place:
                      .EQUATE 4
      COOOFF opcode38:LDWA
                              OxOOFF,i
                                           ; Assert i, d, n, s, sf, x, sx, sfx
FEEB
     E1FC11
                              addrMask,d
FEEE
                      STWA
FEF1
      24FC7C
                      CALL
                              assertAd
FEF4
     24FCCE
                      CALL
                              setAddr
                                           ;Set address of trap operand
FEF7
      580006
                      SUBSP
                              6,i
                                           ; Allocate storage for locals
     C2FC13
                              opAddr,n
FEFA
                      LDWA
                                           ;A <- oprnd
     A00000
                              0,i
                                           ; If oprnd is negative then
FEFD
                      CPWA
FF00
     1CFFOA
                      BRGE
                              printMag
     D8002D
                              '-',i
                                           ;Print leading '-'
FF03
                      LDBX
FF06
     F9FC16
                              charOut,d
                      STBX
FF09
      08
                                           ; Make magnitude positive
                      NEGA
```

```
E30000 printMag:STWA
                                remain,s
                                            ;remain <- abs(oprnd)</pre>
FFOA
                                             ;Initialize outYet <- FALSE
FFOD
      C00000
                                FALSE, i
                       LDWA
FF10
      E30002
                       STWA
                                outYet,s
FF13
      C02710
                                10000,i
                                            ;place <- 10,000
                       LDWA
FF16
     E30004
                                place,s
                       STWA
                                divide
                                             ;Write 10,000's place
FF19
     24FF44
                       CALL
                                1000,i
FF1C
      C003E8
                                            ;place <- 1,000
                       LDWA
FF1F
      E30004
                                place,s
                       STWA
FF22
                                divide
                                             ;Write 1000's place
      24FF44
                       CALL
                                            ;place <- 100
FF25
      C00064
                                100,i
                       LDWA
FF28
     E30004
                                place,s
                       STWA
FF2B
                                divide
                                             ;Write 100's place
     24FF44
                       CALL
                                10,i
FF2E
      C0000A
                       LDWA
                                             ;place <- 10
FF31
      E30004
                       STWA
                                place,s
FF34
      24FF44
                       CALL
                                divide
                                            ;Write 10's place
FF37
      C30000
                                remain,s
                                            ;Always write 1's place
                       LDWA
FF3A
     900030
                       ORA
                                0x0030,i
                                            ;Convert decimal to ASCII
FF3D
      F1FC16
                                charOut,d
                                                and output it
                       STBA
FF40
      500006
                                6,i
                                             ; Dallocate storage for locals
                       ADDSP
FF43
      01
                       RET
```

```
;Subroutine to print the most significant decimal digit of the ;remainder. It assumes that place (place2 here) contains the ;decimal place value. It updates the remainder. ;
```

## **Computer Systems**

```
;Stack addresses while executing a
             remain2: .EOUATE 2
             outYet2: .EQUATE 4
                                            ; subroutine are greater by two because
                                            ;the retAddr is on the stack
             place2:
                       .EQUATE 6
      C30002 divide:
                               remain2,s
                                            ;A <- remainder
FF44
                       LDWA
                               0,i
FF47
      C80000
                       LDWX
                                            ; X < - 0
      730006 divLoop: SUBA
                               place2,s
                                            ;Division by repeated subtraction
FF4A
FF4D
      16FF59
                       BRLT
                               writeNum
                                            ; If remainder is negative then done
     680001
                               1,i
FF50
                       ADDX
                                            X < -X + 1
FF53
      E30002
                       STWA
                               remain2,s
                                            ;Store the new remainder
FF56
      12FF4A
                               divLoop
                       BR
                               0,i
      A80000 writeNum:CPWX
FF59
                                            ; If X != 0 then
FF5C
      18FF68
                       BREO
                               checkOut
FF5F
      C00001
                       LDWA
                               TRUE, i
                                            ;outYet <- TRUE
FF62
      E30004
                               outYet2,s
                       STWA
FF65
     12FF6F
                               printDqt
                                            ; and branch to print this digit
                       BR
FF68
                                            ;else if a previous char was output
      C30004 checkOut:LDWA
                               outYet2,s
FF6B
      1AFF6F
                               printDqt
                                            ; then branch to print this zero
                       BRNE
FF6E
                                            ;else return to calling routine
                       RET
      01
      980030 printDqt:ORX
                               0x0030,i
                                            ;Convert decimal to ASCII
FF6F
FF72
      F9FC16
                               charOut,d
                                               and output it
                       STBX
                                            ;return to calling routine
FF75
      01
                       RET
```

## The HEXO instruction

 Outputs one word as four hex digits from memory

```
;***** Opcode 0x40
              ;The HEXO instruction.
              ;Outputs one word as four hex characters from memory.
FF76
      C000FF opcode40:LDWA
                                 OxOOFF,i
                                              ; Assert i, d, n, s, sf, x, sx, sfx
                                 addrMask, d
FF79
      E1FC11
                        STWA
FF7C
      24FC7C
                        CALL
                                 assertAd
FF7F
      24FCCE
                                 setAddr
                        CALL
                                              ;Set address of trap operand
                                 opAddr,n
FF82
      C2FC13
                        LDWA
                                             ;A <- oprnd
FF85
      E1FC0F
                                 wordTemp,d ;Save oprnd in wordTemp
                        STWA
FF88
      D1FC0F
                                 wordTemp,d
                                              ; Put high-order byte in low-order A
                        LDBA
FF8B
      0C
                        ASRA
                                              ;Shift right four bits
FF8C
      0C
                        ASRA
FF8D
      0C
                        ASRA
FF8E
      0C
                        ASRA
      24FFA9
                                              ;Output first hex character
FF8F
                        CALL
                                 hexOut.
FF92
     D1FC0F
                        LDBA
                                 wordTemp,d ;Put high-order byte in low-order A
FF95
      24FFA9
                        CALL
                                 hexOut
                                              ;Output second hex character
FF98
      D1FC10
                                              ; Put low-order byte in low order A
                        LDBA
                                 byteTemp,d
FF9B
      0C
                        ASRA
                                              ;Shift right four bits
FF9C
                        ASRA
      0C
FF9D
      0C
                        ASRA
FF9E
      0C
                        ASRA
FF9F
      24FFA9
                        CALL
                                 hexOut
                                              ;Output third hex character
      D1FC10
FFA2
                        LDBA
                                 byteTemp,d
                                              ; Put low-order byte in low order A
      24FFA9
                                 hexOut
FFA5
                        CALL
                                              ;Output fourth hex character
      01
                        RET
FFA8
                                                        Copyright © 2017 by Jones & Bartlett Learning, LLC an Ascend Learning Company
```

```
;Subroutine to output in hex the least significant nybble of the
             ;accumulator.
      80000F hexOut:
                      ANDA
                              0x000F,i
                                           ; Isolate the digit value
FFA9
                                           ; If it is not in 0..9 then
      B00009
                      CPBA
                              9,i
FFAC
FFAF
      14FFBB
                      BRLE
                              prepNum
                              9,i
FFB2
      700009
                      SUBA
                                              convert to ASCII letter
FFB5
      900040
                      ORA
                               0x0040,i
                                              and prefix ASCII code for letter
                              writeHex
     12FFBE
FFB8
                      BR
                              0x0030,i
      900030 prepNum: ORA
                                           ;else prefix ASCII code for number
FFBB
FFBE
      F1FC16 writeHex:STBA
                              charOut,d
                                           ;Output nybble as hex
FFC1
      01
                      RET
```

## The STRO instruction

 Outputs a null-terminated string from memory

```
;***** Opcode 0x48
             ;The STRO instruction.
             ;Outputs a null-terminated string from memory.
      C0003E opcode48:LDWA
                               0x003E,i
                                           ;Assert d, n, s, sf, x
FFC2
      E1FC11
                               addrMask,d
FFC5
                      STWA
      24FC7C
                               assertAd
FFC8
                      CALL
FFCB
      24FCCE
                      CALL
                               setAddr
                                           ;Set address of trap operand
                                          ; Push address of string to print
FFCE
     C1FC13
                      LDWA
                               opAddr,d
FFD1
      E3FFFE
                               -2,s
                      STWA
FFD4
      580002
                               2,i
                      SUBSP
FFD7
      24FFDE
                      CALL
                               prntMsg
                                           ; and print
FFDA
      500002
                      ADDSP
                               2,i
FFDD
      01
                      RET
```


```
;***** Print subroutine
            ;Prints a string of ASCII bytes until it encounters a null
            ; byte (eight zero bits). Assumes one parameter, which
            ; contains the address of the message.
                                        ; Address of message to print
            msgAddr: .EQUATE 2
     C80000 prntMsq: LDWX
                            0,i
                                    ; X < - 0
FFDE
                                      ;A < -0
     C00000
                     LDWA
                            0,i
FFE1
                            msqAddr,sfx ;Test next char
     D70002 prntMore:LDBA
FFE4
FFE7
     18FFF3
                            exitPrnt ; If null then exit
                     BREQ
                            charOut,d ;else print
FFEA F1FC16
                     STBA
FFED
    680001
                     ADDX
                             1,i
                                  ;X <- X + 1 for next character
FFFO
    12FFE4
                     BR
                            prntMore
            exitPrnt:RET
FFF3
     01
```

## The OS vectors

Established with .ADDRSS command

```
; ***** Vectors for system memory map
      FB8F
                       .ADDRSS osRAM
                                           ;User stack pointer
FFF4
                                           ;System stack pointer
FFF6
      FCOF
                       .ADDRSS wordTemp
     FC15
                       .ADDRSS charIn
                                           ; Memory-mapped input device
FFF8
                                           ; Memory-mapped output device
FFFA FC16
                       .ADDRSS charOut
                                           ;Loader program counter
     FC17
FFFC
                       .ADDRSS loader
      FC52
                                           ;Trap program counter
FFFE
                       .ADDRSS trap
10000
                       .END
```

## OS services





# Asynchronous interrupts

- Time outs
- I/O completions

# Multiprogramming


- An operating system that can switch back and forth between processes to keep the CPU busy is called a multiprogramming system
- It maintains a queue of process control blocks (PCBs)






## Multiprocessing

- A computer system with more than one physical CPU
- Also maintains a queue of PCBs, but more than one process can be running at the same time





### C Level

```
Process P1
```

NumRes++

#### **Process P2**

NumRes++

## **Assembly Level**

#### **Process P1**

LDWA numRes, d

ADDA 1,i

STWA numRes, d

#### **Process P2**

numRes, d LDWA

ADDA 1,i

STWA numRes, d

Statement Executed	A(P1)	A(P2)	numRes
	?	?	47
(P1) LDWA numRes, d	47	?	47
(P1) ADDA 1,i	48	?	47
(P2) LDWA numRes, d	48	47	47
(P2) ADDA 1,i	48	48	47
(P2) STWA numRes, d	48	48	48
(P1) STWA numRes, d	48	48	48

## Critical sections

- Critical sections are code sections in two processes that are mutually exclusive
- An entry section comes before a critical section to prevent illegal entry
- An exit section comes after a critical section to allow another process to enter its critical section
- A remainder section is not critical

## **Computer Systems**

```
Process P1
do

entry section
critical section
exit section
remainder section
while (!done1);
```

```
Process P2
do

entry section
critical section
exit section
remainder section
while (!done2);
```

# A first attempt at mutual exclusion

- turn is a shared integer variable
- turn can be initialized to 1 or 2 before the processes begin executing

```
Process P1
do
   while (turn != 1) {
       ; //nothing
   critical section
   turn = 2;
   remainder section
while (!done1);
```

```
Process P2
do
   while (turn != 1) {
       ; //nothing
   critical section
   turn = 2;
   remainder section
while (!done2);
```

# Behavior of first attempt at mutual exclusion

- Critical sections are mutually exclusive regardless of assembly language interleaving
- Processes must strictly alternate the bodies of their do loops

# A second attempt at mutual exclusion

- enter1 and enter2 are two shared boolean variables
- enter1 and enter2 are both initialized to false before

#### **Process P1**

```
do
  enter1 = TRUE;
  while (enter2) {
    ; //nothing
    critical section
    enter1 = FALSE;
    remainder section
while (!done1);
```

#### **Process P2**

```
do
  enter2 = TRUE;
  while (enter1) {
    ; //nothing
    critical section
    enter2 = FALSE;
    remainder section
while (!done2)
```

## Behavior of second attempt at mutual exclusion

- Critical sections are mutually exclusive regardless of assembly language interleaving
- Deadlock is possible

Figure 8.27

#### Computer Systems fifth edition

Statement Executed	enter1	enter2
	false	false
(P1) enter1 = TRUE;	true	false
(P2) enter2 = TRUE;	true	true
(P2) while (enter1);	true	true
(P1) while (enter2);	true	true

#### Deadlock

- Each process is waiting for an event that will never occur
- Deadlocks are conditions to avoid

### Peterson's algorithm

- Use enter1 and enter2 to provide mutual exclusion
- Use turn to avoid deadlock

```
Process P1
do
   enter1 = TRUE;
   turn = 2;
   while (enter2
   && (turn == 2)) {
       ; //nothing
   critical section
   enter1 = FALSE;
   remainder section
while (!done1);
```

```
Process P2
do
   enter2 = TRUE;
   turn = 1;
   while (enter1
   && (turn == 1)) {
       ; //nothing
   critical section
   enter2 = FALSE;
   remainder section
while (!done2)
```

### Spin locks


- A spin lock is a loop whose only purpose is to stall the process before entering its critical section until it is (asynchronously) interrupted, allowing the other process to finish executing its critical section
- Spin locks waste CPU time

### Semaphores

- A shared integer s with a queue of PCBs sQueue
- Semaphores enable the programmer to implement critical sections without spin locks
- Three atomic operations on a semaphore:

```
init(s)
wait(s)
signal(s)
```

```
<u>init(s)</u>
s = 1;
sQueue = an empty list of PCBs
wait(s)
S--;
if (s < 0)
    Suspend this process, add to squeue
signal(s)
s++;
if (s <= 0)
    Transfer a process from sQueue to the ready queue
```



## Critical sections with semaphores


```
Process P1
do
do
wait (mutEx);
critical section
signal (mutEx);
remainder section
while (!done1);
Process P2
do
wait (mutEx);
critical section
signal (mutEx);
remainder section
while (!done2)
```

#### Negative semaphore values

- If s is negative, then one or more processes is blocked in sQueue
- The magnitude of s is the number of processes blocked

# Resource allocation graphs


- A circle represents a process
- A solid dot inside a rectangle represents a resource
- An allocation edge from a resource to a process means the resource is allocated to the process
- A request edge from a process to a resource means the process is blocked waiting for the resource




#### Detecting deadlock

- If a cycle in a resource allocation graph cannot be broken, there is deadlock
- A cycle is a necessary but not sufficient condition for deadlock


#### A resource allocation graph with a cycle but with no deadlock



(a) Initial state.




**(b)** P4 completes.



(c) P2 completes.

### A resource allocation graph with no cycle and, therefore, no deadlock



### Deadlock policies

- Prevent
- Detect and recover
- Ignore