

# Data representation

---

College of Saint Benedict & Saint John's University

58036

5		8		0		3		6
<hr/>								
50000	+	8000	+	0	+	30	+	6

# decimal refresher

5		8		0		3		6
<hr/>								
50000	+	8000	+	0	+	30	+	6
<hr/>								
$5 \times 10000$	+	$8 \times 1000$	+	$0 \times 100$	+	$3 \times 10$	+	$6 \times 1$

# decimal refresher

5		8		0		3		6
<hr/>								
50000	+	8000	+	0	+	30	+	6
<hr/>								
$5 \times 10000$	+	$8 \times 1000$	+	$0 \times 100$	+	$3 \times 10$	+	$6 \times 1$
<hr/>								
$5 \times 10^4$	+	$8 \times 10^3$	+	$0 \times 10^2$	+	$3 \times 10^1$	+	$6 \times 10^0$

10110

## binary refresher

$$\begin{array}{ccccccccc} 1 & & 0 & & 1 & & 1 & & 0 \\ \hline 1 \times 2^4 & + & 0 \times 2^3 & + & 1 \times 2^2 & + & 1 \times 2^1 & + & 0 \times 2^0 \end{array}$$

## binary refresher

1		0		1		1		0
<hr/>								
$1 \times 2^4$	+	$0 \times 2^3$	+	$1 \times 2^2$	+	$1 \times 2^1$	+	$0 \times 2^0$
<hr/>								
$1 \times 16$	+	$0 \times 8$	+	$1 \times 4$	+	$1 \times 2$	+	$0 \times 1$



## binary refresher

1		0		1		1		0
<hr/>								
$1 \times 2^4$	+	$0 \times 2^3$	+	$1 \times 2^2$	+	$1 \times 2^1$	+	$0 \times 2^0$
<hr/>								
$1 \times 16$	+	$0 \times 8$	+	$1 \times 4$	+	$1 \times 2$	+	$0 \times 1$
<hr/>								
16	+	0	+	4	+	2	+	0

- this is the representation for unsigned binary integers
- so how to represent signed integers?
  - why not use the leftmost bit to store the sign?
    - what is the range of values if we choose this? — 0 is represented twice, so our range has one less value — not the end of the world
    - what happens if we add to -5 to +5? — the result is -10?

## unsigned addition

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

---

$$000101 = 5$$

$$\text{ADD } 000101 = 5$$

---

## unsigned addition

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

---

$$000101 = 5$$

$$\text{ADD } 000101 = 5$$

---

$$C = 0001010 = 10$$

- the hardware has a special bit known as the *carry* bit, denoted by  $C$ , which stores a 1 if the result of the addition was a carry, and 0 otherwise.

## signed addition

$$0 \ 0 \quad 0 \ 1 \ 0 \ 1 \quad = +5$$

$$\text{ADD} \quad 1 \ 0 \quad 0 \ 1 \ 0 \ 1 \quad = -5$$

---

## signed addition

$$\begin{array}{r} \phantom{\text{ADD}} \phantom{C=} 0 \phantom{=} 0 \phantom{=} 0 \phantom{=} 1 \phantom{=} 0 \phantom{=} 1 \phantom{=} = +5 \\ \text{ADD} \phantom{C=} 1 \phantom{=} 0 \phantom{=} 0 \phantom{=} 1 \phantom{=} 0 \phantom{=} 1 \phantom{=} = -5 \\ \hline C = 0 \phantom{=} 1 \phantom{=} 0 \phantom{=} 1 \phantom{=} 0 \phantom{=} 1 \phantom{=} 0 \phantom{=} = -10 \end{array}$$

- what is the problem
  - in this case, we had two additional symbols, + and –, and we were making some assumptions about their behavior.
  - For example, we know that  $5\text{ADD}5 = 10$ , but what does  $+\text{ADD}-$  equal? — we have no rule for that in our definition of decimal.
  - we are trying to apply the addition algorithm, when we should be applying a different algorithm, called *subtraction*
  - can we choose a different representation that we can directly use the addition algorithm with?

## one's complement

NOT	0	0	0	1	0	1
-----	---	---	---	---	---	---

---

## one's complement

NOT	0	0	0	1	0	1
<hr/>						
	1	1	1	0	1	0

- one's complement is known as logical not

## one's complement

NOT	0	0	0	1	0	1
-----	---	---	---	---	---	---

---

1	1	1	0	1	0
---	---	---	---	---	---

---

0	0	0	1	0	1
---	---	---	---	---	---

ADD	1	1	1	0	1	0
-----	---	---	---	---	---	---

- one's complement is known as logical not



## one's complement

NOT	0	0	0	1	0	1
-----	---	---	---	---	---	---

---

	1	1	1	0	1	0
--	---	---	---	---	---	---

---

	0	0	0	1	0	1
--	---	---	---	---	---	---

ADD	1	1	1	0	1	0
-----	---	---	---	---	---	---

---

C = 0	1	1	1	1	1	1
-------	---	---	---	---	---	---

- one's complement is known as logical not
- adding the one's complement will always result in all 1s

## one's complement

NOT	0	0	0	1	0	1
-----	---	---	---	---	---	---

---

1	1	1	0	1	0
---	---	---	---	---	---

---

0	0	0	1	0	1
---	---	---	---	---	---

ADD	1	1	1	0	1	0
-----	---	---	---	---	---	---

---

C = 0	1	1	1	1	1	1
-------	---	---	---	---	---	---

ADD	0	0	0	0	0	1
-----	---	---	---	---	---	---

---

- one's complement is known as logical not
- adding the one's complement will always result in all 1s

## one's complement

NOT	0	0	0	1	0	1
-----	---	---	---	---	---	---

---

	1	1	1	0	1	0
--	---	---	---	---	---	---

---

	0	0	0	1	0	1
--	---	---	---	---	---	---

ADD	1	1	1	0	1	0
-----	---	---	---	---	---	---

---

C = 0	1	1	1	1	1	1
-------	---	---	---	---	---	---

ADD	0	0	0	0	0	1
-----	---	---	---	---	---	---

---

C = 1	0	0	0	0	0	0
-------	---	---	---	---	---	---

- one's complement is known as logical not
- adding the one's complement will always result in all 1s
- so two's complement is NOT + 1

	0	1
N	otherwise	result is negative
Z	otherwise	result is all zeros
V	signed integer overflow occurred	otherwise
C	unsigned integer overflow occurred	otherwise

- C is set to carry out of leftmost bit
- V is set to detects an overflow by comparing the carry into the leftmost bit with the C bit. If they are different, an overflow has occurred, and V gets 1. If they are the same, V gets 0.

operation	RTL symbol
AND	$\wedge$
OR	$\vee$
XOR	$\oplus$
NOT	$\neg$
Implies	$\rightarrow$
Transfer	$\leftarrow$
Bit index	$\langle \rangle$
Informal description	$\{ \}$
Sequential separator	$;$
Concurrent separator	$,$

operation	RTL symbol
AND	$\wedge$
OR	$\vee$
XOR	$\oplus$
NOT	$\neg$
Implies	$\rightarrow$
Transfer	$\leftarrow$
Bit index	$\langle \rangle$
Informal description	$\{ \}$
Sequential separator	$;$
Concurrent separator	$,$

$c \leftarrow a \oplus b; N \leftarrow c < 0, Z \leftarrow c = 0$

another example

		0	0		0	1	0	1
	ADD	1	1		1	0	1	1
<hr/>								
N ← 1		1	1		1	1	1	1
Z ← 0								
V ← ?								
C ← 0								

## another example

		0	0		0	1	0	1
	ADD	1	1		1	0	1	1
<hr/>								
$N \leftarrow 1$		1	1		1	1	1	1
$Z \leftarrow 0$								
$V \leftarrow \neg(a\langle 0 \rangle \oplus b\langle 0 \rangle) \wedge (a\langle 0 \rangle \oplus C)$								
$C \leftarrow 0$								



## arithmetic shift

### arithmetic shift left (asl)

$C \leftarrow r\langle 0 \rangle, r\langle 0..4 \rangle \leftarrow \langle 1..5 \rangle, r\langle 5 \rangle \leftarrow 0;$

$N \leftarrow r < 0, Z \leftarrow r = 0, V \leftarrow \{\text{overflow}\}$

### arithmetic shift right (asr)

?

- how will you assign V bit? — what is the RTL?
- $V \leftarrow C = r\langle 0 \rangle$
- what is RTL for ASR?
- where are the N and V bits for ASR?

# arithmetic shift

## arithmetic shift left (asl)

$C \leftarrow r\langle 0 \rangle, r\langle 0..4 \rangle \leftarrow \langle 1..5 \rangle, r\langle 5 \rangle \leftarrow 0;$

$N \leftarrow r < 0, Z \leftarrow r = 0, V \leftarrow \{\text{overflow}\}$

## arithmetic shift right (asr)

$C \leftarrow r\langle 5 \rangle, r\langle 1..5 \rangle \leftarrow \langle 0..4 \rangle;$

$Z \leftarrow r = 0$

- how will you assign V bit? — what is the RTL?
- $V \leftarrow C = r\langle 0 \rangle$
- what is RTL for ASR?
- where are the N and V bits for ASR?

Hello world.

¡Hola!, Grüß Gott, Hyvää päivää, Tere õhtust, Bongu Cześć!, Dobry den

你好, 早晨, こんにちは



except where otherwise noted, this worked is licensed under creative commons attribution-sharealike 4.0 international license