



# Logic Gate



# Combinational circuit

- The output depends only on the input



# Methods to describe a combinational circuit

- Truth table
- Boolean algebraic expression
- Logic diagram

## Truth table

- Lists the output for every combination of the input

<b>a</b>	<b>b</b>	<b>c</b>	<b>x</b>	<b>y</b>
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

<b>a</b>	<b>b</b>	<b>c</b>	<b>d</b>	<b>x</b>	<b>y</b>
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	1	1	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	1
1	1	0	1	1	1
1	1	1	0	0	0
1	1	1	1	1	0

# Boolean algebra

- Three basic operations
  - ▶ Binary OR +
  - ▶ Binary AND •
  - ▶ Unary Complement '

## Precedence Operator

Highest      Complement

AND

Lowest      OR

## Ten properties of boolean algebra

- Commutative
- Associative
- Distributive
- Identity
- Complement

## Duality

- To obtain the dual expression
  - ▶ Exchange + and •
  - ▶ Exchange 1 and 0

# Commutative

$$x + y = y + x$$

# Commutative

$$x + y = y + x$$

$$x \cdot y = y \cdot x$$

# Associative

$$(x + y) + z = x + (y + z)$$

# Associative

$$(x + y) + z = x + (y + z)$$

$$(x \cdot y) \cdot z = x \cdot (y \cdot z)$$

# Distributive

$$x + y \cdot z = (x + y) \cdot (x + z)$$

$$x \cdot (y + z) = x \cdot y + x \cdot z$$

# Identity

$$x + 0 = x$$

$$x \cdot 1 = x$$

# Complement

$$x + x' = 1$$

$$x \cdot x' = 0$$

# Idempotent property

$$x + x = x$$

$$x \cdot x = x$$

# Zero theorem

$$x + 1 = 1$$

$$x \cdot 0 = 0$$

# Absorption property

$$x + x \cdot y = x$$

$$x \cdot (x + y) = x$$

# Consensus theorem

$$x \cdot y + x' \cdot z + y \cdot z = x \cdot y + x' \cdot z$$

$$(x + y) \cdot (x' + z) \cdot (y + z) = (x + y) \cdot (x' + z)$$

# De Morgan's law

$$(a \cdot b)' = a' + b'$$

$$(a + b)' = a' \cdot b'$$

# Complement theorems


$$(x')' = x$$

$$1' = 0$$

$$0' = 1$$


# Logic diagrams

- An interconnection of logic gates
- Closely resembles the hardware
  - ▶ Gate symbol represents a group of transistors and other electronic components
  - ▶ Lines connecting gate symbols represent wires



$$x = a \cdot b$$


<b>a</b>	<b>b</b>	<b>x</b>
0	0	0
0	1	0
1	0	0
1	1	1



$$x = a + b$$

<b>a</b>	<b>b</b>	<b>x</b>
0	0	0
0	1	1
1	0	1
1	1	1


(a) AND gate.




$$x = a'$$

<b>a</b>	<b>x</b>
0	1
1	0


(c) Inverter.



$$x = (a \cdot b)'$$



$$x = (a + b)'$$



$$x = a \oplus b$$

<b>a</b>	<b>b</b>	<b>x</b>
0	0	1
0	1	1
1	0	1
1	1	0


(a) NAND gate.

<b>a</b>	<b>b</b>	<b>x</b>
0	0	1
0	1	0
1	0	0
1	1	0


(b) NOR gate.

<b>a</b>	<b>b</b>	<b>x</b>
0	0	0
0	1	1
1	0	1
1	1	0

(c) XOR gate.



(a) AND inverter.



(b) NAND.

## Precedence

Highest

Lowest


## Operator

Complement

AND

XOR


OR




<b><math>a</math></b>	<b><math>b</math></b>	<b><math>c</math></b>	<b><math>x</math></b>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

# Boolean expressions and logic diagrams

- AND gate corresponds to AND operation
- OR gate corresponds to OR operation
- Inverter corresponds to complement operation





# Truth tables and boolean expressions


- Given a truth table, write a boolean expression without parentheses as an OR of several AND terms
- Each AND term corresponds to a 1 in the truth table

<b>a</b>	<b>b</b>	<b>c</b>	<b>x</b>
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

## Two-level circuits



- The *gate delay* is the time it takes for the output of a gate to respond to a change in its input
- Any combinational circuit can be transformed into an AND-OR circuit or an OR-AND circuit with at most two gate delays (not counting the gate delay of any inverters)

Equivalent to circuit of Figure 10.17





$$(abc)' = a' + b' + c'$$

$$(a + b + c)' = a'b'c'$$




**(a)** A NAND gate as an inverted input OR gate.




**(b)** A NOR gate as an inverted input AND gate.


$$abc + def = [(abc)'(def)']'$$



(a) An AND-OR circuit.




(b) The equivalent NAND-NAND circuit.





(c) The same NAND-NAND circuit  
as in part (b).


$$(a \cdot a)' = a'$$




$$(a + a)' = a'$$




$$(a + b + c)(d + e + f) = [(a + b + c)' + (d + e + f)']'$$



(a) An OR-AND circuit.



(b) The equivalent  
NOR-NOR circuit.




(c) The same NOR-NOR  
circuit as in part (b).

# Canonical expressions

- A *minterm* is a term in an AND-OR expression in which all input variables occur exactly once
- A *canonical expression* is an OR of minterms in which no two identical minterms appear
- A canonical expression is directly related to a truth table because each minterm in the expression represents a 1 in the truth table

Row (dec)	a	b	c	x
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1

$$x(a, b, c) = \Sigma(3, 6, 7)$$




Row (dec)	a	b	c	x
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1


$$x(a, b, c) = \Pi(0, 1, 2, 4, 5)$$

# Karnaugh maps


- The *distance* between two minterms is the number of places in which they differ
- Two minterms are *adjacent* if the distance between them is one
- A *Karnaugh map* is a truth table arranged so that adjacent cells represent adjacent minterms



(a) The Karnaugh map.




(b) The  $b = 1$  region.




(c) The  $c = 0$  region.

$$x(a, b, c) = a'bc + a'bc'$$


$$x(a, b, c) = a'b$$




(a) The Karnaugh map.



(b) The minimization.




(a) The Karnaugh map.



(b) Region  $a$ .

$$\begin{aligned}
 x(a, b, c) &= ab'c' + abc' \\
 &= ac'
 \end{aligned}$$




(c) Region  $c'$ .

		$bc$	
		00	01
$a$	0		
	1		1

Diagram showing a Karnaugh map for the expression  $a'bc + abc = bc$ . The columns are labeled 00, 01, 11, 10. The rows are labeled 0 and 1. The cell at row 1, column 11 contains a 1, and the cell at row 1, column 10 also contains a 1. A horizontal oval covers the 11 and 10 columns under row 1.

(a)  $a'bc + abc = bc$



(b)  $abc + abc' = ab$

		$bc$	
		00	01
$a$	0		
	1		1

Diagram showing a Karnaugh map for the expression  $x = bc + ab$ . The columns are labeled 00, 01, 11, 10. The rows are labeled 0 and 1. The cell at row 1, column 11 contains a 1, and the cell at row 1, column 10 also contains a 1. A vertical oval covers the 11 and 10 columns under row 1. A horizontal oval covers the 11 and 10 columns under row 0.

(c)  $x = bc + ab$


$$\begin{aligned}
 x(a, b, c) &= a'bc + abc + abc' \\
 &= bc + ab
 \end{aligned}$$

## Decimal labels for the minterms


		$bc$			
		00	01	11	10
$a$	0	0	1	3	2
	1	4	5	7	6

		bc	
		00	01
a	0	1	1
	1	1	1

(a) A bad strategy.



(b) The result of the bad strategy.





(c) The correct minimization.

$$\begin{aligned}
 x(a, b, c) &= \Sigma(0, 1, 5, 7) \\
 &= a'b' + ac
 \end{aligned}$$

$$\begin{aligned}x(a, b, c) &= \Sigma(0, 2, 4, 6, 7) \\&= b'c' + bc' + ab\end{aligned}$$

$$\begin{aligned}x(a, b, c) &= \Sigma(0, 2, 4, 6, 7) \\&= c' + ab\end{aligned}$$




(a) An incorrect minimization.

(b) The correct minimization.


		<i>cd</i>			
		00	01	11	10
00		0	1	3	2
01		4	5	7	6
11		12	13	15	14
10		8	9	11	10

(a) Decimal labels for the minterms in the Karnaugh map.




(b) The regions where the variables are 1.

$$x(a, b, c, d) = c'd + b'd'$$




$$x(a, b, c, d) = a'c'd + b'c' + b'd'$$




$$x(a, b, c, d) = c'd' + bcd + abc'$$

$$x(a, b, c, d) = c'd' + bcd + abd$$




(a) One possible minimization.




(b) A different minimization.

$$ac' + a'c + c'd + a'b' + bcd'$$

$$ac' + a'd + a'b' + bcd'$$




(a) A plausible but incorrect minimization.



(b) A correct minimization.


Another correct minimization of Figure 10.37

$$a'c + b'c' + c'd + abd'$$




# Dual Karnaugh maps

- To minimize a function in an OR-AND expression minimize the complement of the function in the AND-OR expression
- Use  $x = (x')$  and De Morgan's law



$$x = bc + ab$$



$$x' = b' + a'c'$$

$$x = (x')'$$

$$= (b' + a'c')'$$


$$= b(a + c)$$

# Don't-care conditions


- If an input combination is never expected to be present, you can choose to make it 0 or 1, whichever will better minimize the circuit
- A don't care condition is shown as an X in a Karnaugh map

$$\begin{aligned}x(a, b, c) &= \Sigma(2, 4, 6) \\&= bc' + ac'\end{aligned}$$

$$\begin{aligned}x(a, b, c) &= \Sigma(2, 4, 6) + d(0, 7) \\&= c'\end{aligned}$$




**(a)** Minimizing a function without don't-care conditions.



**(b)** Minimizing the same function with don't-care conditions.

## Enable lines

- An enable line to a combinational device turns the device on or off
  - ▶ If enable = 0 the output is 0 regardless of any other inputs
  - ▶ If enable = 1 the device performs its function with the output depending on the other inputs



Enable


(a) Logic diagram of enable gate.

Enable = 1	
$a$	$x$
0	0
1	1

(b) Truth table with the device turned on.

Enable = 0	
$a$	$x$
0	0
1	0

(c) Truth table with the device turned off.



Invert

(a) Logic diagram of the selective inverter.

**Invert = 1**

$a$	$x$
0	1
1	0

**Invert = 0**

$a$	$x$
0	0
1	1


(b) Truth table  
with the inverter  
turned on.

(c) Truth table  
with the inverter  
turned off.

# Multiplexer

- A multiplexer selects one of several data inputs to be routed to a single data output
- Control lines determine the particular data input to be passed through


## The eight-input multiplexer



(a) Block diagram.

S2	S1	S0	F
0	0	0	D0
0	0	1	D1
0	1	0	D2
0	1	1	D3
1	0	0	D4
1	0	1	D5
1	1	0	D6
1	1	1	D7


(b) Truth table.



## Binary decoder

- A decoder takes a binary number as input and sets one of the data output lines to 1 and the rest to 0
- The data line that is set to 1 depends on the value of the binary number that is input


## The $2 \times 4$ binary decoder




(a) Block diagram.

$S_1$	$S_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(b) Truth table.




## A $2 \times 4$ binary decoder with enable



# Demultiplexer

- A demultiplexer routes a single input value to one of several output lines
- Control lines determine the data output line to which the input gets routed

## The four-output demultiplexer



(a) Block diagram.


$S_1$	$S_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

(b) Truth table.

## Half adder

- The half adder adds the right-most two bits of a binary number
- Inputs: The two bits
- Outputs: The sum bit and the carry bit


## The half adder



(a) Block diagram.

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(b) Truth table.




(c) Implementation.

## Full adder

- The full adder adds one column of a binary number
- Inputs: The two bits for that column and the carry bit from the previous column
- Outputs: The sum bit and the carry bit for the next column


## The full adder



(a) Block diagram.


A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(b) Truth table.




# Ripple-carry adder

- The ripple-carry adder adds two  $n$ -bit binary numbers
- Inputs: The two  $n$ -bit binary numbers to be added
- Outputs: The  $n$ -bit sum, the C bit for the carry out, and the V bit for signed integer overflow



(a) Block diagram.



(b) Implementation.

# Computing the V bit


- You can only get an overflow in one of two cases
  - ▶ A and B are both positive, and the result is negative
  - ▶ A and B are both negative, and the result is positive

# Adder/subtractor


- Based on the relation

$$\text{NEG } x = I + \text{NOT } x$$

- XOR gates act as selective inverters
- $A - B = A + (-B)$




(a) Block diagram.



(b) Implementation.


# Arithmetic Logic Unit (ALU)

- Performs 16 different functions
- Inputs: Two  $n$ -bit binary numbers, four control lines that determine which function will be executed, and one carry input line
- Outputs: The  $n$ -bit result, the NZVC bits



ALU Control		Result	Status Bits			
(bin)	(dec)		N	Zout	V	Cout
0000	0	A	N	Z	0	0
0001	1	A plus B	N	Z	V	C
0010	2	A plus B plus Cin	N	Z	V	C
0011	3	A plus $\bar{B}$ plus 1	N	Z	V	C
0100	4	A plus $\bar{B}$ plus Cin	N	Z	V	C
0101	5	$A \cdot B$	N	Z	0	0
0110	6	$\overline{A \cdot B}$	N	Z	0	0
0111	7	$A + B$	N	Z	0	0
1000	8	$\overline{A + B}$	N	Z	0	0
1001	9	$A \oplus B$	N	Z	0	0
1010	10	$\overline{A}$	N	Z	0	0
1011	11	ASLA	N	Z	V	C
1100	12	ROL A	N	Z	V	C
1101	13	ASRA	N	Z	0	C
1110	14	ROR A	N	Z	0	C
1111	15	0	A<4>	A<5>	A<6>	A<7>


Figure 10.56




## The multiplexer of Figure 10.56

- If line I5 is 1, Result and NZVC from the *left* are routed to the output
- If line I5 is 0, Result and NZVC from the *right* are routed to the output


Figure 10.57




## Implementation of the A unit of Figure 10.57




# Implementation of the arithmetic unit of Figure 10.57






(a) 16-bit addition.




**(b)** 16-bit subtraction.


Function	d	e	f	g	Sub	C
A plus B	1	0	0	0	0	0
A plus B plus Cin	0	1	0	0	0	Cin
A plus $\bar{B}$ plus 1	0	0	1	0	1	1
A plus $\bar{B}$ plus Cin	0	0	0	1	1	Cin




(a) Arithmetic shift right (ASR).



(b) Rotate right (ROR).




(c) Rotate left (ROL).




(d) Arithmetic shift left (ASL).


## For Exercise 18



(a)




(b)




(c)


## For Exercise 26




(a)



(b)





(c)



(d)

## For Exercise 51



## For Exercise 52

