# Computer organization

Jeremy Iverson

College of Saint Benedict & Saint John's University

## plan for the day

- computer organization
  - central processing unit
  - main memory
  - · cache memory
- · case study: matrix multiplication
- · using Git
- printf("hello, world\n");

central processing unit (CPU)

what does memory look like?



memory is organized sequentially

0x0000	
0x0001	
0x0002	
0x0003	
0x0004	
0x0005	
0x0006	
0x0007	
8000x0	
0x0009	
• • •	

- memory is organized sequentially
- memory is addressed starting from the top
  - · granularity is a byte

0x0000	
0x0001	
0x0002	
0x0003	
0x0004	
0x0005	
0x0006	
0x0007	
8000x0	
0x0009	
• • •	

- memory is organized sequentially
- memory is addressed starting from the top
  - · granularity is a byte
- a process and its data can be stored anywhere in memory

0x0000	
0x0001	
0x0002	
0x0003	
0x0004	
0x0005	
0x0006	
0x0007	
8000x0	
0x0009	
• • •	

- memory is organized sequentially
- memory is addressed starting from the top
  - · granularity is a byte
- a process and its data can be stored anywhere in memory
  - · physical vs. logical addressing

0x0000	
0x0001	
0x0002	
0x0003	
0x0004	
0x0005	
0x0006	
0x0007	
0x0008	
0x0009	
• • •	

- memory is organized sequentially
- memory is addressed starting from the top
  - · granularity is a byte
- a process and its data can be stored anywhere in memory
  - physical vs. logical addressing
  - each process has its own address space

· what is it?

 $\cdot$  a high-speed memory co-located with the CPU on the chip

- $\cdot$  a high-speed memory co-located with the CPU on the chip
- what problem is cache addressing?

- $\cdot$  a high-speed memory co-located with the CPU on the chip
- CPU can compute faster than memory can be fetched
  - many problems reuse data or use data that is stored near each other in memory, known as temporal and spatial locality, respectively

- $\cdot$  a high-speed memory co-located with the CPU on the chip
- CPU can compute faster than memory can be fetched
  - many problems reuse data or use data that is stored near each other in memory, known as temporal and spatial locality, respectively
- how does it work?

- $\cdot$  a high-speed memory co-located with the CPU on the chip
- CPU can compute faster than memory can be fetched
  - many problems reuse data or use data that is stored near each other in memory, known as temporal and spatial locality, respectively
- when memory load is issued, cache is checked to see if the data exists there. if not, it is loaded from main memory and stored in cache. when cache becomes full, old data is evicted to make room for new.

3

- $\cdot$  a high-speed memory co-located with the CPU on the chip
- CPU can compute faster than memory can be fetched
  - many problems reuse data or use data that is stored near each other in memory, known as temporal and spatial locality, respectively
- when memory load is issued, cache is checked to see if the data exists there. if not, it is loaded from main memory and stored in cache. when cache becomes full, old data is evicted to make room for new.
- · how much is there?

- $\cdot$  a high-speed memory co-located with the CPU on the chip
- CPU can compute faster than memory can be fetched
  - many problems reuse data or use data that is stored near each other in memory, known as temporal and spatial locality, respectively
- when memory load is issued, cache is checked to see if the data exists there. if not, it is loaded from main memory and stored in cache. when cache becomes full, old data is evicted to make room for new.
- multiple levels of cache, each larger than the previous, but all much smaller than main memory

#### cache performance

#### From Intel Performance Analysis Guide:

```
Core i7 Xeon 5500 Series Data Source Latency (approximate) [Pg. 22]

local L1 CACHE hit, -4 cycles ( 2.1 - 1.2 ns )

local L2 CACHE hit, -10 cycles ( 5.3 - 3.0 ns )

local L3 CACHE hit, line unshared -40 cycles ( 21.4 - 12.0 ns )

local L3 CACHE hit, shared line in another core -65 cycles ( 34.8 - 19.5 ns )


local L3 CACHE hit, modified in another core -75 cycles ( 40.2 - 22.5 ns )

remote L3 CACHE (Ref: Fig.1 [Pg. 5]) -100-300 cycles ( 160.7 - 30.0 ns )

local DRAM -60 ns

remote DRAM -60 ns
```

#### more about latency



Latency Numbers Every Programmer Should Know



except where otherwise noted, this worked is licensed under creative commons attribution-sharealike 4.0 international license