


Default Settings



Implementation

- 4. Implment Verilog on FPGA Spartan3.
- 4a. On top of the design panel, switch the view to "Implementation".
- 4b. Double click "Synthesize -XST". If green check shows, the process succeeds and move to next step; otherwise read the error message and revise your design modules.
- 4b. Double click "Implement Design". If green check shows, the process succeeds and move to next step;

otherwise read the error message and revise your design modules or your ucf file. If this process succeeds, a .bit file will be generated successfully.

STOP HERE AT HOME)

- 4c. Before proceeding to "Configure Target Device", connect your FPGA board to the computer through JTAG programming cable. Then double click "Configure Target Device"
- 4d. In the new pop up window, double click on "" Boundary Scan" on the top left corner.
- 4e. In the white area to the right, right-click and choose "Initialize chain"
- 4f. In the dialog "Assign new configuration file" choose your .bit file, and then choose "Bypass" from

next dialog.