



# What is digital signal

- ⇒ In digital signals we describe both time and magnitude
- ⇒ We divide the magnitude axis in to fixed number of levels and signals can take value equal to these level only.



always take





Q What is need of signal

Need of digital signal


⇒ All real life signals are analog

⇒ Digital signal is used in communication process to minimize the effect of noise  
↳ Unwanted signal



$\therefore$  if noise is small, digital signal has great application

## ★ Introduction to Digital Electronics



Digital system is made


↓  
Sub systems

↓  
Modules

↓  
Basic unit  
(logic gate) → Circuits (transistor, resistor, capacitor)

# Advantage of digital system

- (I) Noise immunity
- (II) Uses less bandwidth
- (III) Encryption
- (IV) Efficiency is higher for long distance transmission.



n: no. of levels

m: no. of switches

$$n = 2^m$$

~~See~~  
239      102

P      P  
3 digit    3 bit no.  
no.

$$\text{no. of switch} = \text{no. of bit}$$

accuracy  $\propto$  no. of switch.

0-5V (1024 level)

$$2^{10} = 1024$$

10 bit

10 switches.

e.g. 720p  $\infty$  800mb


1080p ~~1080~~ 1.6Gb

If more pixel, more definition  $\rightarrow$  more accuracy  $\rightarrow$  more bit

# Introduction to Boolean Algebra

- It is set of rules, used to simplify the given logic expression without changing its functionality.
- It is used when no. of variable are less.

e.g



Rules (i) Compliment :-

$$A \text{ complement} = \bar{A} \text{ or } A' \text{ or } (\text{not } A)$$

$$0' = 1 \quad 1' = 0$$

$$(A')' = A \quad 0'' = 0 \quad 1' = 0 \Rightarrow 0' = 1$$

(ii) AND

i/p	d/p	
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$2^2 = 4$$

$$A \quad B \quad \text{D} \quad Y = A \cdot B$$

$$\boxed{\begin{array}{l} A \cdot A = A \\ A \cdot 0 = 0 \\ A \cdot 1 = A \end{array}}$$

$$\underline{A \cdot A' = 0}$$

### (III) OR

$$\boxed{A+A = A}$$

$$A+0 = A$$

$$A+1 = 1$$

$$A+A' = 1$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

(IV) Distributive law :-

$$* A \otimes (B+C) = A \cdot B + A \cdot C$$

$$* A \oplus (B \cdot C) = (A+B) \cdot (A+C)$$

operator interchanging

e.g.  $\overline{A} + \overline{AB}$

$$(\overline{A} + \overline{A}) \cdot (\overline{A} + B) = 1 \cdot (\overline{A} + B) \\ \equiv \overline{A} + B$$

(V) Commutative law :-

$$A+B = B+A \quad | \quad AB = BA$$

(VI) Associative law

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

priority :- NOT → AND → OR

(VII) De-Morgan's law

$$(\overline{A+B}) = A' \cdot B'$$

$$(\overline{AB}) = \overline{A} + \overline{B}$$

$$Y = BAC' + B'AC' + BC'$$

$$= AC'(B+B') + BC'$$

$$= AC' + BC'$$

$$(A+B) \cdot C'$$

### Example

$$(1) AB + AB'$$

$$\text{Soln} \Rightarrow F = A(B+B') = A \cdot 1 = A$$

$$(2) AB + AB'C + AB'C'$$

$$= AB + AB'(C+C')$$

$$= AB + AB' = A(B+B') = A$$

Time is reduced, power dicribution is reduced

$$(3) F = (A+B+C)(A+B'+C)(A+B+C')$$

$$= [(A+B)+(C+C')] (A+B'+C)$$

$$(A+B)(A+B'+C)$$

$$A + AB + B'A + AC + BC$$

$$A + A(B+B') + (A+B)C$$

$$A + AC + BC$$

$$A(1+C) + BC$$

$$A + BC$$

$$(4) G = (A+B)(A+B')(A'+B)(A'+B')$$

$$[A + (B \cdot B')] [A' + (B \cdot B')]$$

$$A \cdot A' = 0$$

$$(5) Y = A \cdot B + A' \cdot C + B \cdot C - B(A+B)$$

$$A \cdot B + A' \cdot C + BC(A+A') = AB + A'C + ABC + A'BC$$

$$AB(1+C) + A'C(1+B)$$

$$AB + A'C$$

## \* Redundancy Theorem :- (Consensus Theory)

- (i) Three variable
- (ii) Each variable is repeated twice
- (iii) One variable is complimented
- (iv) Take the complimented variable

$$\textcircled{i} \quad F = AB + BC + AC$$

$$F = BC + AC$$

$$\textcircled{ii} \quad F = A\bar{B} + B\bar{C} + A\bar{C}$$

$$= A\bar{B} + B\bar{C}$$

$$\textcircled{iii} \quad f = (A+B) \cdot (\bar{A}+C) \cdot (B+C)$$

$$P = (A+B) \cdot (\bar{A}+C)$$

$$\textcircled{iv} \quad G = (A+B) \cdot (\bar{B}+C) \cdot (A+C)$$

$$(A+B) \cdot (\bar{B}+C)$$

$$\textcircled{v} \quad F: \bar{A}\bar{B} + A\bar{C} + \bar{B}\bar{C}$$

$$= \bar{A}\bar{B} + A\bar{C}$$

Sum of Product (P-I)

A	B	C	F	total no. of combination $= 2^n$
0	0	0	0	
1	0	0	0	
2	0	1	1	
3	0	1	0	
4	1	0	1	
5	1	0	1	
6	1	1	1	
7	1	1	1	

SOP form is written only when function is 1.

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$$

$$+ A\bar{B}\bar{C} + A\bar{B}C$$

$$P(A_1B_1C_1) = m_2 + m_4 + m_5 + m_6 + m_7$$

$$P(A_1B_1C_1) = \overline{m}(2,4,5,6,7)$$

$$\begin{aligned} F &= \bar{A} \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C} + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} \\ &\quad + A \cdot B \cdot C \\ &= \bar{A} \cdot B \cdot \bar{C} + A \bar{B} + AB \\ &= \bar{A} \cdot B \cdot \bar{C} + A \\ &= \cancel{\bar{A} + (B\bar{C})} + A (A + \bar{A}) \cdot (A + B\bar{C}) \\ &= A + B\bar{C} \\ &\quad \uparrow \text{minimal SOP form} \end{aligned}$$

Canonical / Standard SOP  
using minimal SOP form

\* Sum of Product

Canonical / Standard SOP form

→ Each minterm is having all the variable  
in normal or complimented form

$$F = \bar{A}B + A\bar{B} + AB$$

Minimal SOP form: Each minterm does not have all  
the variable in normal or complimented form

$$\therefore G = A + \bar{B}C$$

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

Simplify Given Exp.

$$Y(A, B) = \sum_m (0, 2, 3)$$

$$= \bar{A}\bar{B} + A\bar{B} + AB$$

$$= \bar{A}\bar{B} + A$$

$$= \bar{A}(A + \bar{B})$$

$$= A + \bar{B}$$

$$= \underline{B}$$

★ Product of Sum (POS form)

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

→ POS form is used  
when 0/p is "0"

$$0 \rightarrow A$$

$$1 \rightarrow \bar{A}$$

$$(A+B+C)(A+B+\bar{C})(A+\bar{B}+\bar{C})$$



max term

$$\bar{Y} = \bar{A}\cdot\bar{B}\cdot\bar{C} + \bar{A}\cdot\bar{B}\cdot C + \bar{A}\cdot B\cdot C$$

(Complement of both sides)

$$(\bar{Y}) = \overline{\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC}$$

$$Y = (\bar{A}\bar{B}\bar{C})^1 \cdot (\bar{A}\bar{B}C)^1 \cdot (\bar{A}BC)^1$$

$$= (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C})$$

$$Y = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C})$$

$$(A+B)(C+\bar{C}) \cdot (A+\bar{B}+\bar{C})$$

$$(A+B) \cdot (A+\bar{B}+\bar{C})$$

$$A + B(\bar{B}+\bar{C})$$

$$A + B\bar{B} + BC$$

$$= A + BC$$

$$= (A+B)(A+\bar{C})$$

↑ minimal pos form

product of sum  $\rightarrow$  Canonical form

$\rightarrow$  Minimal form

Ques:- For the given truth table minimize the pos expression

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$(A+\bar{B}) \cdot (\cancel{A+\bar{B}}) \cdot (\bar{A}+B)$$

$$= \cancel{\bar{B}} \cdot (\cancel{\bar{A}+B})$$

$$= \cancel{\bar{A}\bar{B}} = \cancel{(A+B)}$$

$\bar{B}$

$$Y = \prod(M_2, M_3)$$

$$Y = \prod M(1,3) \Rightarrow Y = \sum m(0,2)$$

# SOP & POS form example

A	B	C	$\gamma$
0	0	0	1
0	0	1	0
0	1	0	1
1	1	1	1
0	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$\gamma(A, B, C) = \sum m(0, 2, 3, 6, 7)$

$\gamma(A, B, C) = \prod M(1, 4, 5)$

\* Minimal to canonical form conversion.

$$\gamma = A + B'C$$

Step 1 → 3 variables

A, B & C (that we can say)

Step 2 →  $m_1$  A ✓

B ✗

C ✗

$m_2$  A ✗

B ✓

C ✓

[ ]

Step 3 To absent no unlike jगह 1 replace  
~~or~~ e.g. if B is absent, then replace  
 1 by  $(B+B')$

e.s

$$\gamma = A + B'C$$

$$= A \cdot 1 \cdot 1 + B'C \cdot 1$$

$$= A(B+B') (C+C') + B'C(A+A')$$

$$= (AB+AB')(C+C') + (B'(A+A'))$$

$$= ABC + ABC' + AB'C + ABC'C' + B'CA + B'C'A'$$

$$= ABC + ABC' + AB'C + AB'C' + A'B'C$$

## ★ Minimal to Canonical Form Conversion

$$F = (A+B+C')(A'+C)$$

Step 1  $\rightarrow$  No. of variable & their name

Step 2  $\rightarrow$  absent variable

$$\text{term 1} - (A+B+C') \quad \text{term 2}$$

↑  
all variable  
are present

A ✓  
B ✗  
C ✓

$$F = (A+B+C)(A'+C)$$

$$= (A+B+C)(A'+C + B \cdot B')$$

$$= (A+B+C)(A'+B+C) \cdot (A'+B'+C)$$

Examples & tricks (SOP & POS forms)

(1)  $A+B'C$

No. of minterms in this expression

$$F = A+B'C \quad \downarrow \text{in canonical form}$$

$$F = A \cdot (B+B')(C+C') + B'C(A+A')$$

$$= (AB + AB')(C+C') + AB'C + A'B'C$$

$$= ABC + ABC' + AB'C + AB'C' + A'B'C$$

⑤ ✓

Q With 2 variables maximum possible minterms  
and maxterm.

A, B	F	$\Sigma 1$
0 0		
0 1		
1 0		
1 1		

: if all the output is low  
 $\Rightarrow$  then we get max. no. of maxterms

if all the output is high  
 $\Rightarrow$  we get max. no. of minterms

n variables

$$2^n = \text{max/minterms}$$


$$2^2 = 4 \text{ max. value of max & minterms}$$

Q \* For n=4, what is total no. of logical expression.

for n(AIB)

1	A	$A\bar{B} +$	AB	$\bar{A}\bar{B} + \bar{B}\bar{A}$
0	$\bar{A}$	$\bar{A}B$	$A + B$	$A\bar{B} + \bar{A}\bar{B}$
	$A + \bar{B}$	$\bar{A}\bar{B}$	B	
	$\bar{A} + B$	$\bar{A} + \bar{B}$	$\bar{B}$	

16 logical expression



$$2^4 \cdot 2^4 = 2^{16}$$

$$= 65536$$

minima  
↑  
 $V=0$

## ★ Positive and Negative logic

### positive logic

↓  
higher voltage  
corresponds to logic "1"  
"5V"  $\Rightarrow$  logic "1"  
"0V"  $\Rightarrow$  logic "0"

### Negative logic

Higher voltage corresponds  
to logic "0".  
5V  $\Rightarrow$  logic "0"  
0V  $\Rightarrow$  logic "1"

e.g. logic 0  $\rightarrow$  -5V

logic 1  $\rightarrow$  0V

$\Rightarrow$  Higher voltage corresponds to logic 1  
 $\therefore$  positive logic

## ★ Dual Form

- $\Rightarrow$  + & -ve logic AND gate
- $\Rightarrow$  + & -ve logic OR gate
- $\Rightarrow$  What is dual form
- $\Rightarrow$  Rules to write dual form

## ★ + & -ve logic

AND gate

A	B	Y
L	L	L
L	H	L
H	L	L
H	H	H

(true)

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

-ve

A	B	Y
1	1	1
1	0	1
0	1	1
0	0	0

\* +ve & -ve logic OR gate

A	B	Y
L	L	L
L	H	H
H	L	H
H	H	H

A	B	Y
Low	Low	Low
Low	High	High
High	Low	High
High	High	High



(+ve) logic OR gate

-ve logic OR gate

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

∴ (+ve) logic AND gate

= (-ve) logic OR gate

(-ve) logic AND gate

≈ (+ve) logic OR gate

$$A \cdot B \xrightarrow{\text{Dual}} A + B$$

(+ve) → (-ve) logic is called dual

Q.

\* Self dual

$\Rightarrow$  For any logic expression, two times dual gives the same expression

$\Rightarrow$  In self dual expression one time dual gives the same expression.

0	0	0
0	1	0
1	0	0
1	1	1

$$F = A \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C \quad \text{AND} \Leftrightarrow \text{OR}$$

OR gate

$$F' = (A + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (A + \bar{B} + C)$$

$$F'' = (A \cdot B \cdot \bar{C}) + (\bar{A} \cdot B \cdot C) + (\bar{A} \cdot \bar{B} \cdot C)$$

$$G_1 = A \cdot B + B \cdot C + A \cdot C$$

$$G_1' = (A + B) \cdot (B + C) \cdot (A + C)$$

$$(A + BC) (B + C)$$

$$AB + AC + BC + BC$$

$$AB + BC + AC$$

stick

(\*) n variables =  $2^{n-1}$

n: 2

no of self dual expressn:  $2^2$

A & B

$A \rightarrow A$

$\bar{A} \rightarrow \bar{A}$

$B \rightarrow B$

$\bar{B} \rightarrow \bar{B}$

$2^2$

$$2^2 = 4$$

No

$$(1) \quad Y: \bar{A} \cdot \bar{B} + \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{C}$$

✓

$$(2) \quad \underline{Y = Y} \quad 2^{Y+1} = 2^2 = 2^8$$

★ Compliment Meaning and Examples.

$$U = \{a, e, i, o, u\}$$



$$A = \{a, e, i\}$$

$$\bar{A} \text{ or } A'$$

$$\bar{A} = U - A = \{o, u\}$$

$$A + \bar{A} = \{a, e, i, o, u\}$$

$$F: \bar{A}B + \bar{B}A$$

$$\bar{F}: ? \quad \text{AND} \rightarrow DR$$

$$0 \leftrightarrow +$$

$$1 \leftrightarrow 0$$

Compliment of each variable

$$\bar{F} = (\bar{A}B + \bar{B}A)$$

$$\bar{A}B = L \text{ and } \bar{B}A = M$$

$$\bar{F} = (\bar{L} + \bar{M}) = \bar{L} \cdot \bar{M} = \bar{\bar{A}} \cdot \bar{B} \cdot \bar{\bar{B}} \cdot \bar{\bar{A}}$$

$$= (\bar{A} + \bar{B}) \cdot (\bar{B} + \bar{A})$$

$$A \oplus B$$

$$\bar{A}\bar{B} + A\bar{B}$$

$$Q \quad Q = ABC + \bar{A}BC + A\bar{B}C$$

$$\therefore \overline{(ABC + \bar{A}BC + A\bar{B}C)}$$

$$= (\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C})$$

$$= (\bar{A} + \bar{B} + \bar{C}) \cdot (\bar{A} + B + \bar{C}) \cdot (\bar{A} + \bar{B} + C)$$

$$(\bar{A} + \bar{C}) \cdot (\bar{A} + \bar{B} + \bar{C})$$



$$\bar{A}\bar{B} + \bar{A}\bar{C} + \underbrace{\bar{C}A + \bar{B}\bar{C} + \bar{C}}$$

$$\bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}$$

$$\bar{A}\bar{B} + \bar{C}$$

Venn Diagram

Two variable



Minimize the SOP expression for shaded region.


$$Y = A\bar{B} + A\bar{B} + AB$$

$$Y = \bar{B} + AB$$

$$\bar{A}(A + \bar{A}) \neq AB$$

$$A\bar{B} + A\bar{B} + AB$$

(1)



$$F = ABC + A\bar{B}C + \bar{A}BC$$

\* Switching Circuit

1 - switch  $\rightarrow$  2 comb<sup>n</sup>


m - switch

$$n = \text{Comb}^m = 2^m$$


$$m = \log_2^n$$

require m switch for n comb<sup>n</sup>




(1)




A	Y
0	0
1	0



A	Y
0	1
1	0




$\text{NOR } (\overline{A+B})$



① Ex-OR      Odd 1's detector



$\text{AB}(\oplus)$

A	B	$y = AB' + BA'$	$A \oplus B$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0



### Ex-NOR

A	B	Y	$A'B' + AB = A \oplus B$
0	0	1	
0	1	0	
1	0	0	
1	1	0	



$$A \cdot (B + C) \cdot \bar{D}$$

Statement Problem

- ① Consider a logic circuit with three inputs A, B and C. Output Y is 1 for the following condn.

- (i) B and C are true  $B \cdot C$
- (ii) A and C are false  $A' \cdot C'$
- (iii) A, B and C are true  $A \cdot B \cdot C$
- (iv) A, B and C are false  $A' \cdot B' \cdot C'$

$$\begin{aligned}
 Y &= B \cdot C + A' \cdot C' \\
 &\quad + A \cdot B \cdot C \\
 &\quad + A' \cdot B \cdot C' \\
 &= B \cdot C + A' \cdot C + A \cdot B \cdot C \\
 &= B \cdot C + A' \cdot C + A \cdot B \cdot C
 \end{aligned}$$

Q)  $y$  from the condition of following

(a) A & B are True

(b)  $A \rightarrow T$

$B \rightarrow F$

$C \rightarrow T$

$$A \cdot B + A \cdot B' \cdot C + A \cdot B' \cdot C'$$

$$A \cdot B + A \cdot B'$$

(c)  $A \rightarrow T$

$B \rightarrow F$

$C \rightarrow F$

A

Q) A logic circuit has three inputs A, B & C. The output F is high when the majority of inputs are logic 1.

(a) Minimize the function

(b) Implement the circuit

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$\bar{A}BC + AB + AC \\ (A+C)B + AC$$

$$AB + BC + AC$$

$$\bar{A}BC + A(B+C)$$

# ★ Introduction to Number System

Name	Base (or) Radix
binary	2
octal	8
decimal	10
duodecimal	12
hexadecimal	16

## Number system

Weighted

(1) decimal

(2) binary

(3) octal

(4) BCD ~~or~~ base

Unweighted

ex. Gray Code

EXCESS

etc.

$N_1$   
total no.  
of digits

quantity

$N_2$

$x_1 < x_2$   
 $N_1 > N_2$

## Binary No System

0 to  $(\gamma - 1)$

$\gamma = 2$  0 to  $(2 - 1)$

\* Binary digits (0 & 1) are also called bits

1 0 1 0 1 (every position consider its weights)

$$1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$\begin{array}{r} 16 + 0 + 4 + 0 + 1 \\ \hline 21 \end{array}$$

10101.11

$$\begin{aligned} 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\ + \times 2^{-1} + 1 \times 2^{-2} \end{aligned}$$

$$16 + 4 + 1 + 0.5 + 0.25$$

21.75

MSB and LSB (Most Significant bit & least significant bit)

MSB  $\curvearrowright$  1 0 1 0 1  $\curvearrowright$  LSD

10100  $\rightarrow$  20 (1)

00101 = 5 (16)

left hand is more significant

## Octal add

$$\begin{array}{r}
 & 1 & 1 \\
 & 5 & 6 & 7 \\
 2 & 4 & 3 \\
 \hline
 10 & 3 & 2
 \end{array}$$

$$\begin{array}{r}
 657 \quad 627 \\
 + 1 \quad + 1 \\
 \hline
 8 \quad 14 \\
 \text{Sym} = 0 \quad C_6 = 1 \times 8^2 \\
 \text{Carry} = 0 \quad \uparrow \quad 7 \\
 \text{Carry Sym}
 \end{array}$$

$$10 = 1 \times 8 + 2$$

$$11 = 1 \times 8 + 3$$

$$8 = 1 \times 8$$

$$8 \times 3^0$$

## Octal subtraction

$$\begin{array}{r}
 743 \\
 - 564 \\
 \hline
 157
 \end{array}$$

$$7 \times 8^2 + 4 \times 8^1 + 3 \times 8^0$$

$$\begin{array}{r}
 511 \\
 - 33 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 624 \\
 - 265 \\
 \hline
 337
 \end{array}$$

$$\begin{array}{r}
 456 \\
 - 182 \\
 \hline
 604
 \end{array}$$

$$\begin{array}{r}
 6000 \\
 - 777 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 5001 \\
 - 777 \\
 \hline
 4224 \\
 - 777 \\
 \hline
 3447 \\
 - 777 \\
 \hline
 2670 \\
 - 777 \\
 \hline
 1993 \\
 - 777 \\
 \hline
 1216 \\
 - 777 \\
 \hline
 439
 \end{array}$$

$$\begin{array}{r}
 \text{6} \overset{1}{\cancel{0}} \overset{1}{\cancel{0}} \overset{1}{\cancel{0}} \\
 - \quad \quad \quad 7 \overset{1}{\cancel{7}} \overset{1}{\cancel{7}} \overset{1}{\cancel{7}} \\
 \hline
 \text{5} \overset{1}{\cancel{0}} \overset{1}{\cancel{0}} \overset{1}{\cancel{1}}
 \end{array}$$

Hexadecimal

$$\begin{array}{r}
 0 \quad \text{5} \overset{1}{\cancel{6}} \overset{1}{\cancel{8}} \overset{1}{\cancel{9}} \\
 + \quad \quad \quad 4 \overset{1}{\cancel{5}} \overset{1}{\cancel{7}} \overset{1}{\cancel{4}} \\
 \hline
 \text{9} \overset{1}{\cancel{B}} \overset{1}{\cancel{F}} \overset{1}{\cancel{D}}
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{\cancel{A}} \overset{1}{\cancel{D}} \overset{1}{\cancel{D}} \\
 + \quad \quad \quad \overset{1}{\cancel{A}} \overset{1}{\cancel{D}} \\
 \hline
 \text{1} \overset{1}{\cancel{8}} \overset{1}{\cancel{8}} \overset{1}{\cancel{A}}
 \end{array}$$

$$\begin{array}{r}
 100 \\
 26 = 1 \times 16 + 10 \\
 24 = 1 \times 16 + 8
 \end{array}$$

Subtraction

$$\begin{array}{r}
 9654 \\
 - 5321 \\
 \hline
 4333
 \end{array}$$

$$\begin{array}{r}
 16 \\
 11 \quad 27 \\
 .12 \\
 \cancel{15} \\
 \frac{22}{8} \quad 12 \\
 \hline
 14
 \end{array}$$

★  $r^l$ 's Compliment

Complement

$r^l$ 's compliment

(Radix Comp.)

$(r^n)$ 's compliment

(Diminished Radix  
Comp.)

Compliment of  $(7)_{10}$

$$\begin{array}{r}
 \cancel{7} \quad : 3 \\
 \hline
 \cancel{4} \quad \cancel{3}
 \end{array}$$

$$N = 7$$

$$n = 1.$$

$$r = 10$$

$$\boxed{r^n - N} \quad r^l \text{ compliment}$$

N: 569<sup>0</sup>

determine 10's complement

$$\begin{array}{l} r=10 \\ N=569^0 \end{array} \quad n=4$$

$$10^4 - 569^0$$

$$4310 \frac{1}{\underline{\underline{}}}$$

r's comp.      (r-1)'s comp.

$$r=10$$

10's comp.

9's comp.

$$r=2$$

2's comp.

1's comp.

$$r=8$$

8's comp.

7's comp.

$$r=16$$

16's comp.

F's comp.

$$r's \text{ comp.} = r^n - N$$

$$(r-1)'s \text{ comp.} = r^n - N - 1$$

$$(r-1)'s \text{ comp.} + 1 = r's \text{ comp.}$$

No borrow

Below

7's complement of octal no. 5674

$$\begin{array}{r} 8^4 - 5674 - 1 \\ (4096)_8 - 5674 - 1 \end{array}$$

$$\begin{array}{r} 10000 - 5674 - 1 \\ \underline{\underline{7777}} \end{array}$$

Q 8's compliment of 5634

↳ 7's compliment of 5634      2103

2104

1's compliment of 1101

1111 - 1101

= 0010

+ 1

0011

→ 2's compliment

Short cut method for 2's compliment

Step 1 write down the given no.

Step 2 Starting from LSB, copy all  
the zeros till the first 1

Step 3 Copy the first 1

Step 4 Complement all the remaining bits

Data representation Using signed  
Magnitude

Data Representation

Magnitude

Unsigned  
(+ve) binary no.

signed  
both (+ve) & (-ve)

Complement

1's complement  
(+ve) negative  
2's complement  
type 2-1-1

In all 4 representation  $\textcircled{+ve}$  no. is represented in same way

Unsigned

+6      110

-6      → cannot represent

Signed

Mag.

0 means  $\textcircled{+ve}$

+6 =  $\boxed{0} \begin{matrix} 1 \\ 1 \\ 0 \end{matrix}$ , magnitude

-6 =  $\boxed{1} \begin{matrix} 1 \\ 1 \\ 0 \end{matrix}$ , sign-bit

Sign bit = 0  $\Rightarrow$  no is  $\textcircled{+ve}$

— = 1  $\Rightarrow$  no is  $\textcircled{-ve}$

$\textcircled{+13}$

-13

01101

11101

Range of sign & magnitude

$n \rightarrow$  no. of  
variable

$-(2^{n-1}-1)$  to  $+(2^{n-1}+1)$

$n=4$

$-(2^3-1)$  to  $+(2^3+1)$

-7 to 7

1's complement

Here to represent any  $\textcircled{-ve}$  no.

just take One's complement of

$\textcircled{+ve}$  no.

~~not~~

i.e. to represent  $-6$ , take One's complement  
of  $+6$

$$+6 = 0110$$

$$-6 = 1001$$

$$+0 = 0000 \quad (\text{true zero})$$

$$-0 = 1111 \quad (\text{negative zero})$$

$$\text{Range: } -(2^n - 1) \text{ to } (2^n - 1)$$

for 4 variable

$$n=4$$

$$-(2^3 - 1) \text{ to } (2^3 - 1)$$

★ Using 2's compliment

$+6 = 0110$  take 2's complement  
to represent  $-6$ ,  
of 6

$$\begin{array}{r} \text{1's complement} = 1001 \\ +1 \\ \hline \underline{1010} \quad \text{2's comp.} \end{array}$$

→ only have one zero

$$\cancel{\text{1's}} \rightarrow \begin{array}{r} 0000 \\ 1111 \\ \hline \end{array}$$

$$\cancel{\text{2's}} \rightarrow \begin{array}{r} + \\ 10000 \\ \hline \end{array}$$

Binary subtraction using 1's complement

$$A - B \rightarrow A + (-B)$$

↑  
1's compliment of B: -B

Perform the add'

if the final carry is 1, then add 1 to result

if the final carry is 0, result obtained  
is -ve and in 1's complement form

$$(1100)_2 - (0101)_2$$

$$A = 1100$$

$$B = 0101$$

$$1's \text{ of } B = \underline{1010}$$

$$\begin{array}{r} 12 \\ \hline -5 \\ \hline 7 \end{array}$$

$$\begin{array}{r} 1100 \\ 1010 \\ \hline \underline{0110} \end{array}$$

$$\begin{array}{r} 0110 \\ + 1 \\ \hline \underline{0111} \end{array}$$

~~0100~~

921

$$(0101)_2 - (1100)_2$$

$$A = 0101 \quad B = 1100$$

$$\boxed{10111}$$

$$\boxed{-B} = \underline{0011}$$

$$\begin{array}{r} 0101 \\ 0011 \\ \hline \underline{01000} \end{array}$$

first carry is 0

Subtraction Using 2's complement

$$A - B = A + (-B)$$

$\uparrow$   
2's complement  
of B

$\Rightarrow$  If first carry is generated  
then result is negative and is  
not desired.

If first carry is negative and is in  
2's complement

first carry  $\rightarrow$  is always neglected in 2's  
complement

$$\begin{array}{r} \cancel{1} \quad \cancel{0} \\ (1011) - (0100) \\ \hline \end{array}$$

$$A = 1011 \quad B = 0100$$

$$\begin{array}{r} \cancel{1} \quad \cancel{0} \\ 1011 \\ - 0100 \\ \hline 1100 \end{array}$$

$$A + (\text{2's comp of } B) = \begin{array}{r} 001 \\ 1100 \\ \hline \end{array}$$

$$\begin{array}{r} \cancel{1} \\ \cancel{0} \quad 1 \quad 0 \quad 1 \\ \hline \end{array}$$

result is  $\cancel{10101}$  & neglect it

$(0101)$  is our answer

5//

Cond'n for over flow

$x \wedge y \cdot z + x \cdot y \cdot \bar{z} = 0$  (no overflow)

$x$  is the sign bit of result

$$\bar{x} \cdot \bar{y} \cdot \bar{z} + x \cdot y \cdot \bar{z} = 0 \quad (\text{no overflow})$$
$$= 1 \quad (\text{overflow})$$

$$(0110)_2 - (1011)_2 \quad \textcircled{1}$$

$$A = 0110 \quad B = 1011$$

$$- B : \begin{array}{r} 010^0 \\ + 1 \\ \hline 010\cdot 1 \end{array}$$


$$\begin{array}{r} 0110^0 \quad \textcircled{6} \\ 010^0 \\ \hline 1011 \end{array}$$

↓  
J/COMP

010^0

0101 + \textcircled{5}

## ★ classification of codes



Reflective code  $\rightarrow g \rightarrow \text{compl. of } 0$

8  $\rightarrow$  1, 1, 1

7  $\rightarrow$  1, 1, 2

## Decimal

0  
1  
2  
3  
4  
5  
6  
7  
8  
9

## 2421 Code

0 0 0 0  
0 0 0 1  
0 0 1 0  
0 0 1 1  
0 1 0 0  
1 0 0 1  
1 0 1 0  
1 0 1 1  
1 1 0 0

1 1 0 1  
1 1 1 1

(any  
mistake  
acceptable)

9 → comp. of 0

8 → comp. of 1

## ★ ASCII code

↳ 7 bit code (learn everything)

## ★ Binary Code Decimal (B(D) Code

→ In this code each decimal digit is represented by a 4 bit binary no.

→ positional weight are 8-4-2-1

decimal  
0  
1  
2  
3  
4  
5  
6  
7

BCD  
8 4 2 1  
0 0 0 0  
0 0 0 1  
0 0 1 0  
0 0 1 1  
0 1 0 0  
0 1 0 1  
0 1 1 0  
0 1 1 1

/ 9 1001  
decimal digit  
10 to 15  
U or invalid  
as these are  
decimals not a  
decimal digit

② Conversion of decimal no.  $\rightarrow$  BCD

$$(1) (17)_{10} \rightarrow (00010111) \text{ BCD}$$

$$(2) (156)_{10} \rightarrow (000101010110)$$

③ Convert BCD to decimal

(000101010110) BCD

(14)<sub>10</sub>

④ Comparison b/w binary and BCD

$$(10)_{10} \rightarrow \begin{matrix} \text{binary} \\ 1010 \end{matrix} \quad \begin{matrix} \text{BCD} \\ 00010000 \end{matrix}$$

$$(12)_{10} \rightarrow \begin{matrix} \text{binary} \\ 1100 \end{matrix} \quad \begin{matrix} \text{BCD} \\ 00010010 \end{matrix}$$

\* BCD is less efficient than binary  
(require more bits)

~~Sum~~ BCD Addn

① Sum  $\leq 9$ , Final Carry = 0 Answer is correct

② Sum  $\leq 9$ , Final Carry = 1 Ans. is incorrect  
add6(0110)      Binary addn  
 $0+0 = 0$       S C  
 $0+1 \text{ or } 1+0 = 1$       0  
 $1+1 = 0$       1

③ Sum  $> 9$ , Final Carry = 0 Ans.  
Example (add 011)

Q.9  $(2)_{10} + (6)_{10}$  BCD addn.

$$\begin{array}{r}
 0010 \\
 + 0110 \\
 \hline
 \text{Sum} = \underline{\underline{1000}} \quad (\text{8}) \quad \text{SymCg} \\
 \text{F.C} = \underline{\underline{0}}
 \end{array}$$

An.

Q.2  $(3)_{10} + (7)_{10}$

$$\begin{array}{r}
 0011 \\
 + 0111 \\
 \hline
 \text{Sum} = \underline{\underline{1010}} \quad 8+2=10 \\
 \text{F.C} = \underline{\underline{0}}
 \end{array}$$

binary repr.

$$\begin{array}{r}
 1010 \\
 0110 \\
 \hline
 \text{Sum} = \underline{\underline{10000}}
 \end{array}$$

6 is added

as  $0-9$   
 $0-15$

6 cases  
are considered  
as, invalid

Q.9  $(8)_{10} + (9)_{10}$

$$\begin{array}{r}
 1000 \\
 1001 \\
 \hline
 \text{Sum} = \underline{\underline{10001}}
 \end{array}$$

F.C = 1

SymCg

$$\begin{array}{r}
 10001 \\
 0110 \\
 \hline
 \text{Sum} = \underline{\underline{10111}}
 \end{array}$$

⑦

e.g

$$(57)_{10} + (26)_{10}$$

$$(01010111) \quad (57)$$

$$(00100110) \quad (26)$$

+

$$\begin{array}{r} 0111101 \\ + 0110 \\ \hline 10011 \\ 0111 \end{array}$$

1379

$$0111101$$

0110

$$\begin{array}{r} 10000011 \\ + 111 \\ \hline 1000111 \end{array}$$

83

$$\boxed{1000111}$$

9 3

$$(83)_{10} + (34)_{10}$$

$$\begin{array}{r} 83 \\ 34 \\ \hline 117 \end{array}$$

$$\begin{array}{r} 10000011 \\ + 00110100 \\ \hline 10100111 \end{array}$$

$$+ 0110$$

$$\begin{array}{r} 10001011 \\ + 0110 \\ \hline 10001011 \end{array}$$

(1)

(2)

(7)

# Shift ADD-3 Method

Operation	Tens	One	Decimal
Original no.			1 1 1 1
Shift		1	1 1 1
Shift		1 1	(1 1)
Shift		1 1 1	1
Add-3		+ 0 1 1	1
Shift	1	0 1 0 1	1
	1 1 1 1	1	Stop.
		6	

it is  
4th bit

No.

★ 2421 Code → BCD Code

Decimal Digit	Set 1	Set 2	2421
0	0 0 0 0	0 0 0 0	1 0 0 1
1	0 0 0 1	0 0 0 1	we will take low significant bit
2	0 0 1 0	0 0 1 0	
3	0 0 1 1	0 0 1 1	
4	0 1 0 0	0 1 0 0	
5	0 1 0 1	1 0 0 1	Self
6	0 1 1 0	1 1 0 0	Complementing Code
7	0 1 1 1	1 1 0 1	is also called
8	1 1 1 0	1 1 1 0	reflecting code
9	1 1 1 1	1 1 1 1	

Decimal	7421	5421	3321	8421	7421
0	0000	0000	0000	0000	0000
1	0001	0001	0001	0111	0000 0111
2	0010	0010	0010	0110	0110
3	0011	0011	0100	0101	0101
4	0100	0100	0101	0100	0100
5	0101	1000	0110	1011	1010
6	0110	1001	1100	1010	1001
7	0111	1010	1101	1001	1000
8	1001	1011	1110	1000	1111
9	1010	1100	1111	1111	1110

$$(37)_{10} \rightarrow 2421$$

2421

③

00111101

~~011~~

1101

010011001110

2421

468

## ★ Excess-3

Decimal  $\rightarrow$  8-4-2-1 Code  $\xrightarrow{\text{Add } 0} \text{Ex}(0)$


$$\begin{array}{r} 011 \\ \underbrace{\quad}_{3} \\ 0110 \end{array}$$

A  $\rightarrow$  BCD  $\rightarrow$  A+J

5

0101

011



⑧

(XS-3)

(X - J)

XS-3 is <sup>Code</sup> unweighted code  
 $\rightarrow$  4 bit code

Decimal	8421 BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

XS-3

0011
0100
0101
0110
0111
1000
1001
1010
1011
1100

XS-3

code is  
 Only unweighted  
 code  
 which is  
self-complement

XS-3 code for decimal no:-

(124)

00100100

0010 0100

0011 0011

0101 0111

XS-3 code  
 for 24

⑪ 6 S 3

$$\begin{array}{r} 0110 \\ 0011 \\ \hline 1000 \end{array} \quad \begin{array}{r} 0101 \\ 0011 \\ \hline 1000 \end{array} \quad \begin{array}{r} 1000 \\ 0011 \\ \hline 1011 \end{array}$$

Q

⊗  $w_1, w_2, w_3, w_4$

$w_1 + w_2 + w_3 + w_4 = 9 \rightarrow$  self complementing  
 $\neq 9$

2-4-2-1

$$2+4+2+1=9 \checkmark$$

$$8-4-2-1=15 \neq 9$$

Excess-3 code add'n

Ex 1  $(2)_{10} + (5)_{10}$

$$(2)_{10} = 001^0 \Rightarrow$$

$$(5)_{10} = 0101$$

$$\begin{array}{r} 0101 \\ + 1000 \\ \hline 1101 \end{array} \quad \text{xj-3}$$

$$\begin{array}{r} 1101 \\ + 0011 \\ \hline 1001 \end{array} \quad \text{xj-3}$$

$$\begin{array}{r} 1001 \\ - 0011 \\ \hline 1001 \end{array} \quad \text{xj-6}$$

$$(27)_{10} + (39)_{10}$$

$$\begin{array}{r} 00100111 \\ 00110011 \\ + 01011010 \\ \hline 11000110 \end{array}$$

$$\begin{array}{r} 00110011 \\ 00110011 \\ + 01101100 \\ \hline 11000110 \end{array}$$

① → Find carry

$$01011010$$

$$01101100$$

$$\begin{array}{r} 11000110 \\ + 00000000 \\ \hline 11000110 \end{array}$$

G.1  $\Rightarrow F_C = 1 \rightarrow$  we will add 0011

G.2  $\Rightarrow F_C = 0 \rightarrow$  we will subtract 0011

$$\begin{array}{r} 1100 \quad 0110 \\ - 0011 + 0011 \\ \hline 1001 \quad 1001 \\ \hline \end{array}$$

(99) ✓

$$\begin{array}{r} 27 \\ 39 \\ \hline 66 \\ 33 \\ \hline 99 \end{array}$$

$$\begin{array}{r} (99)_{10} + (91)_{10} \\ 10011001 \\ + 00110011 \\ \hline 11001011 \end{array}$$

$$\begin{array}{r} 1001 \\ 0011 \\ \hline 1100 \end{array}$$

⑥

$$\begin{array}{r} 11001011 \\ 00001100 \\ \hline 11010111 \\ - 0011 + 0011 \\ \hline 10001010 \\ \hline 8 \end{array}$$

$$\begin{array}{r} 99 \\ 9 \\ \hline 108 \\ 33 \\ \hline 741 \end{array}$$

### ★ Introduction to Grey code

$\Rightarrow$  Also known as Reflected binary code:-

$\Rightarrow$  We call it Gray code after Francis Gray

$\Rightarrow$  Unweighted code

$\Rightarrow$  Unit distance & Minimum error code

$\Rightarrow$  Cyclic code

Two ~~succ.~~ succ. value differ in only 1 bit. Binary no. is converted to gray code to reduce switching.

Decimal	Binary	Grey Code
0	0000	0000 0000
1	0001	0001 0001
2	0010	0011 0011
3	0011	0010 0010
4	0100	0110 0110
5	0101	0101 0101
6	0110	1100 0100
7	0111	0101 1100
8	01000	1111 1101
9	1001	1101 1111
10	1010	1111 1100
11	1011	1011 1111
12	01100	1011 1011
13	1101	1001 1001
14	1110	1000 1000
15	1111	
16	10000	0000 0000

★ Binary

Step 1

Step 2

Step 3

MS

E ②

★ C

Step

Step 2

Step 3

## ★ Binary to Grey Code Conversion

Step 1


Record the MSB as it is

Step 2

Add the MSB to the next bit, record the sum and neglect the carry ( $\underline{x = OR}$ )

Step 3

repeat the process




$$g_3 = b_3$$

$$g_2 = b_2 \oplus b_3$$

$$g_1 = b_1 \oplus b_2$$

$$g_0 = b_0 \oplus b_1$$

Ex ②



## ★ Grey Code to Binary Conversion

Step 1 Record the MSB as it is

Step 2

Add MSB to the next bit of Grey code,

record the sum and neglect the carry

Step 3

Repeat the process.


MSR

$$\begin{array}{r} \cancel{1} \cancel{1} \cancel{1} \\ \cancel{0} \cancel{0} \cancel{1} \\ \hline 1001 \end{array}$$

MR

$$\begin{array}{r} 1 1 10 \\ + \downarrow + \downarrow + \downarrow \\ 1 0 11 \end{array}$$

$g_3 g_2 g_1 g_0$  ← grey code  
 $\underline{1001}$



$$b_3 = g_3$$

$$b_2 = b_3 \oplus g_2$$

$$b_1 = b_2 \oplus g_1$$

$$b_0 = b_1 \oplus g_0$$

What is parity

→ g<sub>t</sub> is concepts to detect errors

→ A single bit error is detected by it.  
only

We send a bit stream and also an extra bit tells us total 1's

two types → (1) even  
(2) odd

even parity      original signal      parity bit  
 $0100$  (total odd)  
                  add 1  
                  in parity bit)



1100 (total even)      0


odd parity      0100  
                  1100

0  
1

if noise has been added (suppose one 0 & 1 become 0, hence, it will disturb the no. of 1's, so contradicts the parity condn, hence, we can detect error).

### ★ Hamming Code - Error Detection

- Given by R.W. Hamming
- Easy to implement
- 7-bit hamming code is used commonly



Rule

Data bits :- 4


parity bits :- 3

$2^n$ . {where  $n=0, 1, \dots, n$ }  
will be position for parity bits

$$2^0 : 1 \quad 2^1 : 2 \quad 2^2 : 4$$

$$\left. \begin{array}{l} P_1 \rightarrow D_3 \ D_5 \ D_7 \\ P_2 \rightarrow D_3 \ D_6 \ D_7 \\ P_3 \rightarrow D_5 \ D_6 \ D_7 \end{array} \right\}$$

given by Hamming  
(learn)




$P_1 \rightarrow D_3 D_5 D_7 \underline{111} \Rightarrow 1$  (even parity)

$P_2 \rightarrow D_3 D_6 D_7 0 \underline{101} \Rightarrow$

$P_3 \rightarrow D_5 D_6 D_7 0 \underline{101} \Rightarrow$

∴ transmitter bit stream will be



### Hamming Code - Error Correction

Q. If the 7-bit hamming code word received by a receiver is 1011011. Assuming the even parity state whether the received code word is correct or wrong. If wrong locate the bit having error.



$$P_1 P_2 P_3 = (101)_2 = (5)_{10}$$


5th bit has  
error

## ★ logic gate

→ physical device → performs logic operation on one or more inputs and produce a single output.

- ① Basic gate → NOT, AND, OR
- ② Universal gates → NAND, NOR
- ③ Arithmetic gates → X-OR & X-NOR

## ★ NOT gate




Truth Table


Table having outputs from all the possible comb's of inputs

A	A-bar
0	1
1	0

Q.1 IES2010 [Gate 2010]



- Y ~~not~~ Buffer  
 X (b) pstable MV  
 (c) rstable MU  
 (d) square wave generation




if input = 1 output is 1

because of feedback

∴ it is not for all inputs

**Astable** → in which the circuit is not stable in either state, it continually switches from one state to the other.


**Bistable** → in which the circuit is stable in either state. It can be flipped from one state to the other by an external trigger.



Time period:  $2 \times n t_{pd}$   
 ↑  
 no. of not gate

∴  $Y$  is square wave function

- Q In the circuit shown, the propagation delay of each NOT gate is 100 ps. Then frequency of generated square wave is.




$$\text{frequency} = \frac{1}{\text{Time Period}} = \frac{1}{100 \times 2 \times 5 \times 10^{-12}}$$


$$= \frac{10^2}{10^3} = 10^9$$

$$= \underline{\underline{10 \text{ GHz}}}$$

- Q In the circuit shown, the propagation delay of each NOT gate is 2nd sec. Then time period of generated square wave is



$$t_{pd} = 2 \times n \text{ sec}$$





$$T = 2 \times 4 \text{ sec}$$

## ★ AND operator

Output is high, when all the inputs are high

① symbol



② Truth table

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

③ Associative Law :-

$$A \cdot (B + C) = A \cdot B + A \cdot C$$


④ Commutative Law :-


$$A \cdot B = B \cdot A$$

⑤ Enable & disable

	A	B	$y$
disable	0	0	0
o/p	0	1	0
enable	1	0	0
buffer	1	1	1

"0" → disable with  $o/p = 0$







### ⑥ Unused enable

- ✳ In TTL logic, if any i/p is open or floating it will act as "1".
- ✳ ECL → "0"


(i).




① is act  
as enable for  
pmos gate



(iii) in TTL logic



\* logic gate (OR)



② Associative law

$$A + (B + C) = (A + B) + C$$

③ Commutative law


$$A + B = B + A$$

## (5) Enable & disable

A	B	y
0	0	0
0	1	1
1	0	1
1	1	1

enable  
buffer  
disable  
op=1

"0"  $\rightarrow$  enable / buffer





1  $\rightarrow$  disable with op=1


## (6) Unused input

TTL  $\rightarrow$  "1"  
ECL  $\rightarrow$  "0" | imp.

(i) Connect to "0"




## (3) ECL logic




Problem

Consider TTL logic




M.W

Consider ECL logic



Consider TTL logic





$$(\bar{A} + \bar{B}) \cdot \bar{B}$$

$$\bar{A}\bar{B} + \bar{B}$$

$$\bar{B} (\bar{A} + 1) = \bar{B}$$

# Logic gate

## NAND gate



it is also called  
bubbled OR gate

T.T		Y
A	B	
enable	0 0	1
inverted	0 1	1
enable	1 0	1
inverted	1 1	0



\* Associative law ✗

\* Commutative law ✓


\* Unfixed input

Same as AND gate

## NOR gate



Symbol:-



Bubbled AND gate

T.T		Y
A	B	
enable	0 0	1
inverted	0 1	0
enable	1 0	0
inverted	1 1	0



Commutative law ✓

\* Same as

OR gate



① Prove NAND & NOR doesn't follow the  
association rule

$$\cancel{\text{NAND}} \quad (\overline{A \cdot B}) \cdot C = A \cdot B + \overline{C} \quad \rightarrow \text{both are diff}$$

$$\cancel{\text{NOR}} \quad \overline{A \cdot (\overline{B} \cdot C)} = \overline{A} + B \cdot C$$

\* Logic gate

Exclusive OR gate      Ex-OR / XOR



Internal circuit

$$Y = A \oplus B$$

$$= A\bar{B} + B\bar{A} \quad \text{or} \quad (A+B) \cdot (\bar{A}+\bar{B})$$

Truth table


A	B	$Y = A\bar{B} + B\bar{A}$
0	0	0
0	1	1
1	0	1
1	1	0

Output is high  
when odd no. of 1  
 $\Rightarrow$  odd 1's detector


enable and disable

	A	B	Y
enable buffer	0	0	0
	0	1	1
enable inverter	1	0	1
	1	1	0

impl  
Controlled inverter



$$\begin{array}{l} 0 \rightarrow 1 \\ 1 \rightarrow 1 \end{array}$$



$$\begin{array}{l} 1 \rightarrow 0 \\ 0 \rightarrow 1 \\ 1 \rightarrow 0 \end{array}$$

properties

$$\begin{aligned} A\bar{A} + \bar{A} \cdot A &= 0 \\ A + \bar{A} &= 1 \end{aligned}$$

$$(i) A \oplus A = 0$$

$$(ii) A \oplus \bar{A} = 1$$

$$(iii) A \oplus 0 = A$$

$$(iv) A \oplus 1 = \bar{A}$$

$$(v) \text{ If } A \oplus B = C, \text{ then }$$

$$B \oplus C = A$$

$$A \oplus C = B$$


$$A \oplus B \oplus C = 0$$

$$(vi) A \oplus A = 0$$

$$A \oplus A \oplus A = 0 \oplus A = A$$

$A \oplus A \oplus \dots \oplus A = n:A$ , n is odd

= 0 n is even



if odd no. of XOR, then  $\bar{X}$   
 if even no. of XOR then  $X$

$$\textcircled{10} \quad Y = A \oplus \bar{A} \oplus \bar{A} \oplus A \oplus A \oplus \bar{A} \oplus \bar{A} \oplus A \oplus A$$

$$1 \oplus \bar{A} \oplus \underline{\underline{\quad}}$$

$$A \oplus A \oplus A$$

$$0 \oplus A \oplus \bar{A} + \underline{\underline{\quad}}$$

$$1 \oplus \cancel{A} \oplus A \oplus A$$

$$\bar{A} \oplus A \oplus A$$

$$A \oplus A = \bar{A}$$


$$\textcircled{11} \quad f(A, B) = A \oplus B$$

$$\text{Simplify } f(f(x \oplus y, z), w) = ?$$


$$f(x \oplus y, z) = \boxed{x \oplus y \oplus z}$$

$$x \oplus y \oplus z \oplus w$$

$\star$  Exclusive NOR gate, Ex-NOR



Traditional Symbol



IEEE  
Symbol

Tahn tabl

A	B	y = AB + ĀB̄
enable invertry	0 0	1
enable invertry	0 1	0
enable invertry	1 0	0
enable invertry	1 1	1

when A = B op = 1

when A ≠ B

op = 0

XNOR follow the commutative  
& Assiation law

### Properties

$$(1) A \odot A = 1$$

$$(2) A \odot \bar{A} = 0$$

$$(3) A \odot 0 = \bar{A}$$

$$(4) A \odot 1 = A$$

$$(5) A \odot A \odot A = 1 \odot A = A$$

A \odot A \odot A \dots n : A, n is odd  
= 1, n is even

(6) X-OR & X-NOR are complement  $\rightarrow$  even op

X-OR & X-NOR are equal  $\rightarrow$  odd op.

$$AA + \bar{A}\bar{A}$$

$$A + \bar{A} = 1$$

$$A\bar{A} + \bar{A}A = 0 + 0 = 0$$

$$A \cdot 0 + \bar{A} \cdot 1$$

$$A \oplus B \oplus C = A \odot B \odot C$$

$$A \oplus B \oplus C \oplus D = A \odot B \odot C \odot D$$

$$A \odot B \odot C = \cancel{\oplus} X \odot C$$


$$= X \cdot C + \bar{X} \cdot \bar{C}$$

$$(A \odot B) \cdot C + (\bar{A} \oplus B) \cdot \bar{C}$$

$$(\bar{A} \oplus B) \cdot C + (A \oplus B) \cdot \bar{C}$$

$$\bar{Y} \cdot C + Y \cdot \bar{C}$$

$$A \odot B \odot C = A \oplus B \oplus C$$



(2)  $y = A \oplus A \oplus A \oplus A \cdot \bar{A} \cdot \bar{A}$

$$= A \oplus \bar{A} \oplus A$$
 ~~$= \bar{A} \oplus A = 0$~~

## \* NAND as Universal Gate

NAND as NOT





NAND as OR


$$\overline{A \cdot B} \rightarrow A + B$$

$\downarrow$

$$\overline{A} + \overline{B}$$




NAND as ~~EOR~~ NOR




4 NAND gate

- Q Find minimum no. of two i/p NAND gates required to implement  $Y = A' \cdot B$



Q  $Y = A' + B$  :  ~~$A \cdot B$~~   $\overline{A \cdot B'} = \overline{A \cdot B}$



## NAND ON EXOR

$$\bar{Y} = \overline{\bar{A}\bar{B} + \bar{A}B}$$



$$Y = A\bar{B} + \bar{A}B$$

$$\overline{\bar{A}\bar{B} \cdot \bar{A}B} = \overline{(\bar{A}+B) \cdot (\bar{A}B)}$$

$$= \overline{\bar{A}\bar{B} + A'B}$$


$$= \overline{\bar{A}\bar{B} \cdot A'B}$$

$$\cancel{(\bar{A}\bar{B}) \cdot (\bar{A}+B)}$$



## NAND ON EX NOR

$$\overline{AB + \bar{A}\bar{B}} = \overline{\bar{A}\bar{B} \cdot \bar{A}B}$$




$\boxed{\text{XOR}} \rightarrow \text{DO} \rightarrow \text{XNOR gate}$


5 NAND gate

Q Minimum no. of two i/p NAND gate required to implement  $\overline{x \cdot y \cdot z}$

$$\overline{x \cdot y \cdot z} = \overline{\overline{x+y+z}} = \overline{\overline{x} \cdot \overline{y} \cdot \overline{z}}$$



Q  $\overline{\overline{x}y + \overline{w}\overline{z}} = \overline{\overline{x}y} \cdot \overline{\overline{w}\overline{z}}$





\* NOR as Universal gate



(III) AND  $\overline{A+B} = \overline{A} \cdot \overline{B}$  (IV) NAND  $\overline{A+B} = \overline{AB}$



$$\overline{A+B} = A \cdot B$$

$$\overline{AB} = \overline{A} + \overline{B}$$



$$\textcircled{1} \quad A \odot A = 0$$

\textcircled{2} X-NOR Using NOR




\textcircled{3} XOR  $\Rightarrow$  (XNOR)  $\rightarrow$  XOR

$\ominus$  No. of two input NOR gate

to implement

$$y = (\bar{A} + B) \cdot (\bar{C} + D)$$

$$(\overbrace{\bar{A} + B}^{\text{NOR}} + \overbrace{\bar{C} + D}^{\text{NOR}})$$



# \* K' MAP (Karnaugh Map)

	A	B	C		BC/POS	
M <sub>0</sub>	0	0	0	0	X	M <sub>0</sub>
M <sub>1</sub>	0	0	1	0	0	
M <sub>2</sub>	0	1	0	1	0	01
M <sub>3</sub>	0	1	1	0	1	
M <sub>4</sub>	1	0	0	1	1	
M <sub>5</sub>	1	0	1	1	1	
M <sub>6</sub>	1	1	0	1	1	
M <sub>7</sub>	1	1	1	1	1	

$$F = A + B\bar{C}$$

0 + 01

0

0 + 01

$$\text{POS} = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$

$$+ AB\bar{C} + ABC$$

$$= \bar{A}\bar{B}\bar{C} + A\bar{B}(C + \bar{C}) + AB(C + \bar{C})$$

$$= \bar{A}\bar{B}\bar{C} + A\bar{B} + AB$$

$$= \bar{A}\bar{B}\bar{C} + A$$

$$= B\bar{C} + A$$

## \* K'map example

$$(i) f(A, B, C) = \sum m(1, 3, 5, 7)$$

msb    lsb    SOP

① Find out no. of cell in k'map.

2<sup>3</sup> = 8

m: 3

	BC	00	01	11	10	P
A	0	0	1	1	0	
1	0	1	1	0	1	

$$F = I = G$$

$$F(A, B, C) = \Sigma m(0, 1, 2, 4, 7)$$

(II)

	BC	00	01	11	10	P
A	0	1	1	0	1	1
1	1	0	1	0	0	W

$$\begin{aligned} F &= \textcircled{I} + \textcircled{II} + \textcircled{III} + \textcircled{IV} \\ &= \bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C} + ABC \end{aligned}$$

(III)  $F(A, B, C) = \Sigma m(1, 3, 6, 7)$

	BC	00	01	11	10	P
A	0	1	1	1	1	
1	0	1	1	1	1	1

↑ is not needed

$$F = \textcircled{I} + \textcircled{II} \quad [\textcircled{II} \text{ is redundant}]$$

$$\bar{A}\bar{C} + \bar{A}\bar{B}$$

(\*) The result is minimum but may not be same or unique.


### \* Implicants:-

The group of 1's is called a implicant

e.g. - 1, 2, 4, 8, 16 -- etc.

prime Implicant  $\rightarrow$  q<sub>1</sub> is the largest possible group of 1


Essential Prime Implicants  $\rightarrow$  atleast there is single 1 which can't be combined in any other way.




this cannot be combined in any another way  
it is ~~not~~ essential prime implicant

### \* K' Map with 4 variable

$$f(A, B, C, D) = \sum m(0, 2, 3, 7, 11, 13, 14, 15)$$



$$F(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 8, 10, 11, 13, 15)$$



$$\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{D} + \bar{A}B\bar{D} + CD + \bar{A}C + \bar{B}D$$

1	1	1	1
1	1	1	1


8 1's  $\rightarrow$  3 variable (reduced)

$$\begin{matrix} 1 & 1 & 1 \\ 1 & 1 & 1 \end{matrix}$$

= 1


★ Don't care in k' map.

$$\text{eg. } F(A, B, C) = \sum m(2, 3, 4, 5) + \sum d(6, 7)$$



	A	B	C	F
m <sub>0</sub>	0	0	0	0
m <sub>1</sub>	0	0	1	0
m <sub>2</sub>	0	1	0	1
m <sub>3</sub>	0	1	1	1
m <sub>4</sub>	1	0	0	2
m <sub>5</sub>	1	0	1	1
m <sub>6</sub>	1	1	0	*
m <sub>7</sub>	1	1	1	④
m <sub>8</sub>	1	1	1	1

\* K-map Using Max term



$$F = A + BC'$$

Sometime it will  
be very

helpfull

to combine

only

$$* \bar{F} = I + II$$

$$\bar{F} = \bar{A}\bar{B} + \bar{A}\bar{C}$$

Demorgan law

$$F = \overline{\bar{A}\bar{B} + \bar{A}\bar{C}}$$

$$= \overline{\bar{A}\bar{B}} \cdot \overline{\bar{A}\bar{C}}$$

$$= (A + B) \cdot (A + C)$$

(POS)



$$F = A + BC'$$

$$f(A_1, B_1, C_1, D_1) = \sum m(1, 3, 5, 9, 11, 14, 15)$$

PM

C  
minterms

	00	01	11	10	
00	0	1	1	0	
01	0	1	0	0	
11	0	0	1	1	
10	0	1	1	0	


$$F = A'CD + AD + \overline{ABC} + B'D'$$

\* K' map using 5 variable

$$F(A_1, B_1, C_1, D_1, E_1)$$

A	B	C	D	E
0	0	0	0	0
0	1	-	-	-
1	-	-	-	-
0	1	1	1	1

1	0	0	0
1	-	-	-
1	-	-	-
1	-	-	-



\* Quine - C

e.g. Y(A

0-0000  
1-0000  
2-001  
3-001  
7-011  
8-100  
9-100  
10-101  
15-111  
0000

0000

S+

\* Quine-McCluskey minimization technique  
(Tabular method)

e.g.  $y(A, B, C, D) = \sum m(0, 3, 7, 8, 9, 11, 15)$

Step 1			
	Group	min term	Bin Rep
			A B C D
0-0000	0	$m_0$	0 0 0 0 ✓
1-0001	1	$m_1$	0 0 0 1 ✓
2-0010	0	$m_2$	1 0 0 0 ✓
3-0011	1	$m_3$	0 0 1 1 ✓
7-0111		$m_7$	1 0 0 1 ✓
8-1000	2	$m_8$	0 0 1 1 ✓
9-1001		$m_9$	1 0 0 1 ✓
10-1011		$m_{10}$	0 1 1 1 ✓
11-1111	3	$m_{11}$	1 0 1 1 ✓
12-1110		$m_{12}$	
13-1100		$m_{13}$	
14-1101		$m_{14}$	
15-1111	4	$m_{15}$	1 1 1 1

$m_0$  &  $m_1$ , → one variable is changing  
hence matched

Step 2			
	Group	Matched pair	Bin. Rep.
			A B C D
	0	$m_0 - m_1$	0 0 0 1 -
		$m_0 - m_8$	- 0 0 0
	1	$m_1 - m_3$	0 0 1 -
		$m_1 - m_9$	- 0 0 1
		$m_8 - m_9$	1 0 0 -
	2	$m_3 - m_2$	0 - 1 1
		$m_3 - m_{11}$	- 0 1 1
	3	$m_9 - m_{11}$	1 0 - 1
		$m_2 - m_{15}$	- 1 1 1

Step 3

Group	M.P.	Binary	
		A B C D	
0	<del><math>m_2 = m_6 = m_7 = m_8</math></del>	- - - -	
0	$m_5 = m_8 = m_9 = m_7$ $m_0 = m_8 = m_1 = m_9$	1 - 00 - - 00 -	$\bar{B}C$
1	$m_1 = m_3 = m_9 = 11$ $m_1, m_9 = m_3 = m_{11}$	- 0 - 1 - 0 - 1	$\bar{B}D$
2	$m_3 = m_7 = m_{11} = m_5$ $m_3 = m_{11} = m_7 = m_{15}$	-- 1 1 -- 1 1	$CD$

Check the HW table any M.P is

Uncheck, then we should

consider it also

P.I	Minterm involve	0	1	3	7	8	9	11	15
$\bar{B}C$	0, 1, 8, 9	(X)	X		(X)	X			
$\bar{B}D$	1, 3, 9, 11		X	X			X	X	
$CD$	3, 7, 11, 15			X	(X)			X	(X)

Circle the  
one cross

$$Y = \bar{B}C + CD$$

# ★ LED (seven segment decoder)

$b_3 \ b_2 \ b_1 \ b_0$	$a \ b \ c \ d \ e \ f \ g$	$a$	$b$
0 0 0 0 (0)	1 1 1 1 1 1 0	1	1
0 0 0 1 (1)	0 1 1 0 0 0 0	0	0
0 0 1 0 (2)	1 1 0 1 1 1 0	1	1
0 0 1 1 (3)	1 1 1 1 1 0 0	0	1
0 1 0 0 (4)	0 1 1 0 0 0 0	1	0
0 1 0 1 (5)	0 1 0 1 0 0 0	1	1
0 1 1 0 (6)	1 0 1 0 1 1 1	0	0
0 1 1 1 (7)	1 1 1 0 0 0 1	1	1
1 0 0 0 (8)	1 1 1 1 1 1 0	1	1
1 0 0 1 (9)	1 1 1 1 1 0 1	1	1
1 0 1 0	don't care		
1 1			
1 1 1 1			

for a

$b_1 \ b_0$	00	01	11	10
$b_3 \ b_2$	1	1	1	1
00	1	1	X	X
01	X	X	X	X
11	1	1	X	X
10	1	1	1	1

$$a = b_3 + b_1 \cancel{+} \bar{b}_2 \bar{b}_0 + \bar{b}_3 \bar{b}_2 \bar{b}_0 + b_0 b_2 \bar{b}_0$$

$$a = b_3 + b_1 + b_0 \cancel{+} b_2$$

$$b_3 + b_1 + b_0 \cancel{+} b_2$$

$$b_2 = b_3 + b_1 b_0 + \bar{b}_2 + b_1 \bar{b}_0$$

similarly,  $c, d, e, f, g \dots$


# ★ Combinational circuit & sequential.

Circuit

Output is only depend on present i/p



e.g. Adder




o/p depends on the present i/p as well as previous output

next (present)


+1 increment to prev. output

$$4+1 = 5$$



(+) feedback

## \* Half adder [Comb. CKT]




\* Single bit no. [it is used to add]

\* It doesn't take carry from prev. sum.

A	B	S	C <sub>o</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$S = A \oplus B$$

$$C_o = \underline{\overline{AB}}$$



## \* Full adder

A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	1
1	1	1	0	1



$$S = \sum (m_1, m_2, m_4, m_5)$$

$$C_0 = \sum m_3 m_5 m_6 m_7$$

A	BC	00	01	11	10
0		1			1
1		1		1	

Check board comb

$$S = A \oplus D \oplus C$$

A	BC	00	01	11	10
0		1		(1)	1
1		1		(1)	1

$$C_0 = BC_i + AC_i + AB$$

$$C_0 = AB + C_i(A \oplus B) \quad (\text{this can be obtained by taking diff mapping})$$

1	1	1	1	
1	1	1	1	

Take this mapping

Note

Circ

\* 9-bit even parity generator  
Check-board conf.

Note


$$P_0 = \overline{b_3} \overline{b_2} \overline{b_1} b_0 + \overline{b_3} \overline{b_2} b_1 \overline{b_0} + \overline{b_3} b_2 \overline{b_1} \overline{b_0}$$

$$+ \overline{b_3} b_2 b_1 b_0 + b_3 \overline{b_2} \overline{b_1} b_0 + b_3 \overline{b_2} b_1 \overline{b_0}$$



$$+ b_3 \overline{b_2} \overline{b_1} \overline{b_0} + \dots$$

$$P_0 = b_0 \oplus b_1 \oplus b_2 \oplus b_3$$

Circuit




\* Full adder using half adder



or

$$A \cdot B + C_{in}(A \oplus B)$$



$$A \cdot B + C_{in} (A \oplus B)$$

$\rightarrow S = A \oplus B$

$$A \cdot B + C_{in} (A \bar{B} + \bar{A} B)$$

$$A \cdot B + C_{in} A \bar{B} + C_{in} \bar{A} B$$

$$A \cdot B + A' B C_{in} + \bar{A} B C_{in}$$


$$A(B + \bar{B} C_{in}) + \bar{A} B C_{in}$$

$$A(B + C_{in}) + A' B C_{in}$$

$$AB + C_{in} (A + A' D)$$


$$AB + C_{in} (A + B)$$

\* 4 bit parallel adder using  
 $A B + A' B C_{in} + A C_{in}$




find sum

74N(283)  $\Rightarrow$  IC for 4 bit full adder




### \* half subtractor






Half subtractor

A	B	D	$B_0$	$D = A \oplus B$	$B_0 = \bar{A}B$
0	0	0	0	$D = 0 \oplus 0 = 0$	$B_0 = \bar{0}0 = 0$
0	1	1	1	$D = 0 \oplus 1 = 1$	$B_0 = \bar{0}1 = 1$
1	0	1	0	$D = 1 \oplus 0 = 1$	$B_0 = \bar{1}0 = 0$
1	1	0	0	$D = 1 \oplus 1 = 0$	$B_0 = \bar{1}1 = 0$



\* Full Subtraction


A	B	C	D	B <sub>o</sub>
0	0	0	0	0
0	0	0	1	1
0	1	0	1	1
0	1	0	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Half adder ~~Using~~ Using NAND gate only

$$S = A \oplus B$$


$$C_0 = A \cdot B$$



Half adder Using NOR gate only

$$S = A \oplus B$$

$$C_0 = A \cdot B$$





only

+ AB

## \* Full adder using NAND gate




$$S = A \oplus B \oplus C$$

$$C_o = A \cdot B + C_{in} (A \oplus B)$$




$$(A \cdot B) \cdot (C_{in} (A \oplus B)) = AB + C(A \oplus B)$$

# Half subtractor Using NAND gates only



$$\bar{A}'B =$$

Half subtractor using NOR gate



Full subtractor using NAND gates only

Minuend Subtrahend Borrow input


A	B	$B_i$	D	$B_o$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

of depends only

on present

or i/p

$$D = A - B - B_i$$




$$\overline{AB} \overline{B_i} + \overline{A} \overline{B_i}$$

~~$$BB_i + \overline{A} B_i B + \overline{A} B_i$$~~

$$B_o = A'B + \overline{A} \overline{B} B_i + ABB_i$$


$$A'B + B_i(\overline{A} \overline{B} + AB)$$



$$B_o = (AB') \oplus (A \oplus B)$$

$$= A' B + AOB$$

# ★ 2-bit multiplier



$$A = A_1 \ A_0$$

$$B = B_1 \ B_0$$

$$\quad \quad \quad H_1 \ H_0$$

$$\quad \quad \quad B_1 \ B_0$$

$$\begin{array}{c}
\text{Sum} \\
+ C_1 \\
\hline
C_0 \quad A_1 B_0 + H_0 B_0
\end{array}$$

$$\begin{array}{c}
\text{Sum} \\
+ C_1 \\
\hline
C_1 \quad A_1 B_1 + H_1 B_1
\end{array}$$

$$\begin{array}{c}
\text{Sum} \\
+ C_0 \\
\hline
C_1 \quad A_1 B_1 + C_0
\end{array}$$

$$P_0 = H_0 B_0 + C_0 \quad P_1 = A_1 B_0 + H_0 B_0 + C_0$$

$$P_2 = A_1 B_1 + C_0 \quad P_3 = H_1 B_1 + C_0$$

$$\begin{array}{c}
\text{Sum} \\
+ B_0 \\
\hline
P_0 = A_1 B_0 + P_0 \quad \text{odd} \quad \text{one half} \\
B_0 \\
\hline
P_0
\end{array}$$

$$\begin{array}{c}
\text{Sum} \\
+ B_1 \\
\hline
P_1 = A_1 B_1 + P_1 \quad \text{odd} \quad \text{one half} \\
B_1 \\
\hline
P_1
\end{array}$$

$$\begin{array}{c}
A_1 = D_1 \\
B_0 = D_1 \\
\hline
D_1
\end{array}$$

$$\begin{array}{c}
A_0 = D_2 \\
B_0 = D_2 \\
\hline
D_2
\end{array}$$


$$\begin{array}{c}
C_0 = D_3 \\
B_1 = D_3 \\
\hline
D_3
\end{array}$$

$$A = 1 \cdot 1 \quad (3)$$

$$B = 1 \cdot 0 \quad (2)$$

$$\begin{array}{r} 1 \cdot 1 \\ + 1 \cdot 0 \\ \hline 1 \cdot 1 \cdot 0 \end{array}$$

\* Carry look ahead Adder (CLA adder)



$$C_0 = A \cdot B + (A \oplus B) \cdot C_{in}$$

Carry generation      Carry propagation

$$C_0 = (C_1) + P C_{in}$$

$$G_i \quad P_i$$

$$C_i = G_i + P_i C_{i-1}$$

$i=0$

$$C_0 = G_0 + P_0 C_{-1} \quad \textcircled{1}$$

$i=1$

$$\textcircled{2} \quad C_1 = G_1 + P_1 C_0$$

$$C_1 = G_1 + P_1 (G_0 + P_0 C_{-1})$$

$$C_1 = G_1 + P_1 G_1 + P_1 P_0 C_{-1}$$

$i=2$

$$C_2 = G_2 + P_2 C_0$$

$$= G_2 + P_2 (G_1 + P_1 G_1 + P_1 P_0 C_{-1})$$

$$= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_1 P_2 P_0 C_{-1}$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

$$+ P_3 P_2 P_1 P_0 C_{-1}$$

$C_3 = A_2 \cdot B_3$


$$G_2 = A_2 \cdot B_2$$

$$P_3 = A_3 \oplus A_2$$

$$P_2 = A_2 \oplus A_1$$

$$P_1 = A_1 \oplus B_1$$

$$P_0 = A_0 \oplus B_0$$



★ DC

decimal

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15


16

17

18

19

$\star$  BCD adder




Decimal	Binary Sum	BCD Sum
0	0 0 0 0	0 0 0 0 0
1	0 0 0 1	0 0 0 0 1
2	0 0 1 0	0 0 0 1 0
3	0 0 1 1	0 0 0 1 1
4	0 1 0 0	0 0 1 0 0
5	0 1 0 1	0 0 1 0 1
6	0 1 1 0	0 0 1 1 0
7	0 1 1 1	0 0 1 1 1
8	0 1 0 0	0 1 0 0 0
9	0 1 0 0 10	0 1 0 0 0 0 0110
10	0 1 0 1 01	10 0 0 0 1 add
11	0 1 0 1 00	10 0 0 0 0 00
12	0 1 1 0 01	10 0 0 0 1 1
13	0 1 1 1 00	10 0 1 0 0 0
14	0 1 1 1 11	10 0 1 0 1 01
15	1 0 0 0 00	11 0 1 1 0
16	1 0 0 0 01	1 0 1 1 1
17	1 0 0 1 00	1 1 0 0 0
18	1 0 0 1 11	1 1 0 0 1
19	1 0 0 1 11	1 1 0 0 1

$$\text{when } (I_1 \cdot S_3^* \cdot (S_2^* + S_1^*)) = 1$$

$$(II) C^* = 1$$

$$= C^* + S_3^* S_2^* + S_3^* S_1^* = \textcircled{1} \text{ then only}$$



\* Me

$\Rightarrow$   $I_1$  is info and

$\Rightarrow$   $I_1$

$I_0$   
 $I_1$   
 $I_2$   
 $I_3$

Advantage

- (1) Red
- (2) Red
- (3) Imp

Types

(1) 2:1 M


2:1

I

# Multiplexers

⇒ It is combinational circuit that selects binary information from one of many input lines and direct its to o/p line


⇒ It is simply a data selector




$n$  = no. of select

$m$  = no. of input line

$$m = 2^n$$



$S_1$	$S_0$
0	0
0	1
1	0
1	1





## Advantages

- (1) Reduces no. of wires (as gate ↓)
- (2) Reduces circuit complexity & cost
- (3) Implementation of various logic using Mux


## Types

(1) 2:1 MUX, 4:1 MUX, 8:1 MUX, 16:1 MUX & 32:1 MUX

2:1 MUX:



$$Y = E \cdot S \cdot I_0 + E \cdot S \cdot I_1$$




★ 4x1 MUX

$$n=4$$


No. of select line

$$= \log_2 4 = 2.$$



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 \\ + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




if enable  
is present  
then take one  
of operator  
to get real  
Y

$$\begin{array}{c} \cancel{a_1} + \cancel{a_2} + \cancel{a_3} \\ \cancel{b_1} + \cancel{b_2} + \cancel{b_3} \end{array}$$

$$\begin{array}{c} a_1 + a_2 + a_3 \\ b_1 + b_2 + b_3 \end{array}$$

★ 8x1 Multiplier

no. of  
select line  
 $\leftarrow \log_2 8 = 3$




S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + S_2 \bar{S}_1 \bar{S}_0 I_3 + S_2 \bar{S}_1 S_0 I_4 + S_2 S_1 \bar{S}_0 I_5 + S_2 S_1 S_0 I_6 + S_2 S_1 S_0 I_7$$

★ MUX tree (obtaining higher order MUX using lower order MUX)

★ Implement  $4 \times 1$  MUX using  $2 \times 1$  MUX

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




$$\frac{y}{2} = 2$$

$$2 \leftarrow 1 + 2 = 3 (2 \times 1)$$

$$\frac{\lambda}{2} = 1$$

well.  
2x1 require  
also sequence  
provide  
for



# ★ 8x1 MUX Using 2x1 MUX


$$\frac{8}{2} = 4$$

$$\frac{4}{2} = 2 \quad 4+2+1$$

$$\frac{4}{2} = 2$$

$$\frac{2}{2} = 1$$

∴ 7 2x1 MUX will segregate




$S_2$	$S_1$	$S_0$	$Y$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$

# ★ 8x1 MUX Using 4x1 MUX (Special case)

$$\frac{8}{4} = 2$$


$$\frac{2}{4} = 0.5$$



# ★ Implementation of Boolean Function using Multiplexers

Implement :-  $F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$

using 4x1 MUX






$$\begin{array}{c|c}
 S_1 & S_0 \\
 \hline
 0 & 0 \\
 0 & 1 \\
 1 & 0 \\
 1 & 1
 \end{array}
 \quad Y = 
 \begin{cases}
 I_0 = \bar{C}D : S_0 = P \\
 I_1 = \bar{C} + D : S_1 = A \\
 I_2 = \bar{C}D \\
 I_3 = \bar{C}
 \end{cases}$$

★ 32x1 MUX using 8x1 MUX

watch lecture

# ★ 1-bit Full adder Using Multiplexers


A	B	Cin	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
1	1	1	0	1
0	1	0	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



A	B	S	C	S <sub>0</sub>	S <sub>1</sub>
0	0	I <sub>0</sub> = Cin	I <sub>0</sub> = 0	S <sub>0</sub> = B	
0	1	I <sub>1</sub> = Cin-bar	I <sub>1</sub> = Cin	S <sub>1</sub> = A	
1	0	I <sub>2</sub> = Cin-bar	I <sub>2</sub> = Cin		
1	1	I <sub>3</sub> = Cin	I <sub>3</sub> = 1		

★ logical Exp. from mā

①




$$Y_1 = A'B'C + A'B \cdot C \\ + AB'C + 0$$

0	0
0	1
1	0
1	1

$$A'C(B+0') + AP'$$

$$\boxed{Y = A'C + AP'}$$

②




$$Y_2 = A'B'C' + A'BC' \\ + AB'C + ABC$$

$$A'C' + AC$$

## ★ Introduction to demultiplexers - DEMUX


- ⇒ One input and many output
- ⇒ Reverse operation of multiplexer
- ⇒ One to many ckt or data distribution




$n \rightarrow$  no. of o/p line    $m =$  no. of select line

$$n = 2^m \Rightarrow m = \log_2 n$$

1:2 DEMUX:



E	S0	y0	y1
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1




$$y_0 = E \bar{S}_0 I$$

$$y_1 = E S_0 I$$

# ★ 1:4 Demultiplexer

E	S <sub>1</sub> , S <sub>0</sub>	Y <sub>0</sub> Y <sub>1</sub> Y <sub>2</sub> Y <sub>3</sub>
0	XX	0 0 0 I
1	00	I 0 0 0
1	01	0 I 0 0
1	10	0 0 I 0
2	11	0 0 0 I



$$n = 4, S_1, S_0$$


$$M = \log_2 4 = 2$$

$$y_0 = E S_1' S_0' I$$

$$y_2 = E S_1 S_0' I$$

$$y_1 = E S_1' S_0 I$$

$$y_3 = E S_1 S_0 I$$



# ★ Full subtractor Using 1:8 Demultiplexer

A	B	$B_i$	D	$B_o$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Standard SOP

$B_o(A, B, B_i)$

$= \sum m_1 m_2 m_3 m_7$


$D(A, B, B_i)$

$= \sum m(1, 2, 3, 7)$


$\sum m_1 m_2 m_4 m_7$

$\sum m(1, 2, 4, 7)$

A	B	$B_i$	$S_2$	$S_1$	$S_0$	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
0	0	0	1	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	1	0	0	0	0	0	0
0	1	1	0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	0	0	0	1



## ★ Demultiplexer as decoders



$2 \times 8$ -decoder  
as  $1:8$  demultiplexer

## ★ 2-bit comparator

⇒ A digital comparator is a combinational circuit designed to compare two n-bit binary words.

⇒ Comparators has three outputs.

Inputs				Outputs		
$A_1$	$A_0$	$B_1$	$B_0$	$A < B$	$A = B$	$A > B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	1
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	0	0	0

$A_1 A_0$	$B_1 B_0$	$A < B$	$A = B$	$A > B$
1 0	0 0	1	0	1
1 0	0 1	0	0	1
1 0	1 0	0	1	0
1 0	1 1	1	0	0
1 1	0 0	0	0	1
1 1	0 1	0	0	1
1 1	1 0	0	0	1
1 1	1 1	0	1	0
1 1	1 1	0	1	0

For  $A \leq B$  -

For  $A = B$

$A_1 A_0$	$B_1 B_0$	00	01	11	10
00	00	1	1	1	1
00	01		1	1	1
01	00			1	1
01	01				1
11	00				1
11	01				1
10	00				1

$$A \leq B : \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_0 B_1$$

$A_1 A_0$	$B_1 B_0$	00	01	11	10
00	00	1			
00	01		1		
01	00			1	
01	01				1
11	00				
11	01				
10	00				



$$(A=B) = (A_1 \oplus B_1)(A_0 \oplus B_0)$$

$A_1 A_0$	$B_1 B_0$	00	01	11	10
00	00				
01	00	1			
01	01		1		
11	00	1	1	1	
11	01		1	1	
10	00	1	1	1	1

$$A \geq B = A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 + A_1 \bar{B}_1$$

## Introduction to Encoders & Decoders

- They are combination circuit
- Encoders have "n" inputs and "m" outputs
- Function of decoder is opposite to encoder



Type

- Priority encoders
- Decimal to BCD encoder
- Octal to Binary encoder
- Hexadecimal to Binary encoder

★ prio

I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>
0	0	0
0	0	1
0	1	0
1	0	0

I<sub>0</sub>  
I<sub>1</sub>  
I<sub>2</sub>


★ DSC

\* Input

0
1
2
3
4
5
6

## ★ priority encoder

$I_0$	$I_1$	$I_2$	$I_3$	$y_1$	$y_0$
0	0	0	0	x	x
0	0	0	1	0	0
0	0	1	*	0	1
0	1	*	*	1	0
1	*	*	*	1	1



$I_0, I_1, I_2$

$I_0$	$I_1$	$I_2$	00	01	11	10
00	*		0	0	0	0
01	1		1	1	1	1
11	1	1	1	1	1	2
10	1	1	1	1	1	1

$$y_1 = I_2$$


$I_0, I_1, I_2$

$I_0$	$I_1$	$I_2$	00	01	11	10
00	x		0	1	1	1
01	0		0	0	0	0
11	1		1	1	1	2
10	1	1	1	1	1	1

$$y_0 = I_3 + \bar{I}_2 \bar{I}_1$$

## ★ Decimal to BCD encoder

Input	Output
	D C B A
0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0




7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

$$D = 8 + 9 \text{ (high jaha hai)}$$

$$C = 4 + 5 + 6 + 7$$

$$B = 2 + 3 + 6 + 7$$

$$A = 1 + 3 + 5 + 7 + 9$$




★ Octal to binary encoder  
→ 8 inputs lines 3 output lines

$8=2^3$  (radix=8)

$$(761)_8 \rightarrow ( )_2$$

↓      ↓      ↓  
111 110 001

Input	$B_2$	$B_1$	$B_0$
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



$$B_0 = 1 + 3 + 5 + 7$$


$$B_1 = 2 + 3 + 6 + 7$$

$$B_2 = 4 + 5 + 6 + 7$$


Match implementation as previous

★ Hexadecimal to Binary encoder

H	$B_3$	$B_2$	$B_1$	$B_0$
0	0	0	0	1
1	0	0	1	0
2	0	0	1	1
3	0	1	0	0
4	0	1	0	1
5	0	1	1	0
6	0	1	1	1
7	1	1	1	1



	$B_3$	$B_2$	$B_1$	$B_0$
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1



$$B_0 = 1 + 3 + 5 + 7 + 9 + A + D + F$$

$$B_1 = 2 + 3 + 6 + 7 + A + B + E + F$$

$$B_2 = 4 + 5 + 6 + 7 + C + D + E + F$$



$$B_3 = 8 + 9 + A + B + C + D + E + F$$

# ★ Combination logic design using decoders

Truth table:


Full adder implement

A	B	Cin	S	C <sub>o</sub>	F <sub>s</sub> = $\sum m_2 \sum m(1, 2, 4, 7)$
0	0	0	0	0	$m_2$
0	0	1	1	0	$m_1$
0	0	0	1	0	$m_2$
0	1	1	0	1	$m_3$
0	1	0	1	0	$m_4$
1	0	0	0	1	$m_5$
0	1	1	0	1	$m_5$
1	0	0	0	0	$m_6$
1	1	0	1	1	$m_7$
1	1	1	1	1	$m_7$



## ★ Introduction to Sequential Circuit.


In sequential circuits, the present output depends on the present input as well as the past outputs.



Sequential circuit

## ★ SR Latch

The basic storage element is called LATCH. As the name suggests it latches "0" or "1".



$$\text{Case: } S=1 \quad R=1$$

If any input is  $\oplus 1$ , output is 0.

$$Q=0 \quad \bar{Q}=1$$

Now remove the input

$$\boxed{S=0 \quad R=0 \Rightarrow Q=0 \quad \bar{Q}=1} \leftarrow \text{Memory}$$

\* CLOCK

A digital  
Voltage  
and  
differences  
The  
meanings  
same.

Case II  $S=1, R=0$   $Q=1 \text{ & } \bar{Q}=0$

again remove the inputs

$S=0$	$R=0$	$Q=1$	$\bar{Q}=0$	Memory
-------	-------	-------	-------------	--------

Case III

$S=1, R=1$

$\downarrow$	$\downarrow$
$\bar{Q}=0$	$Q=0$

→ This is contradiction


if  $S=0, R=0, Q=0 \text{ & } \bar{Q}=1$  [it must start with  $\bar{Q}$ ]

$S=0, R=0, Q=1, \bar{Q}=0$

Truth table

$S$	$R$	$Q$	$\bar{Q}$
→		Memory (as before)	
0	0	0	1
0	1	1	0
1	0	1	0
1	1	not used	

\* NAND S-R latch



$S$	$R$	$Q$	$\bar{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	


## \* Clock

A digital clock signal is basically a square wave voltage, it has only two levels, one is zero and other is high, which the high level can be different according to the requirements of the circuit.


The signal mostly has 50% ~~only~~ duty cycle, meaning the duration of high and a zero is the same. The frequency can be anything as needed.

### Uses

A clock plays very important role as it is used to open and close digital paths, allow or stop a process and in general provides timing for the circuit. You can compare a clock with the traffic lights. They stop and allow the traffic in a timely manner so that the traffic can flow smoothly with the least delays.




## \* Triggering Methods




edge (↑) trigger

↓  
When pulse high to low



(↑) → When  
high to  
low

\* Now to get Edge Triggering



$$V_i - V_c - V_o = 0$$

$$V_i = V_c + (V_o) \rightarrow iR \quad \text{so} \quad i dt = C V_o$$


$$V_c = \frac{1}{C} \int i dt$$

$$V_i = \frac{1}{C} \int i dt + iR$$

$$V_i = \frac{1}{C} \int \frac{V_o}{R} dt = \frac{dV_i}{dt} = \frac{1}{RC} V_o$$

$$V_o = RC \frac{dV_i}{dt}$$

to get either positive or -ve spikes add diode



## Latches


- (I) Latches are building blocks of sequential CKT and these can be built from logic gates.
- (II) Latches continuously checks its inputs and changes its outputs correspondingly.
- (III) The latch is sensitive to the duration of the pulse and can send or receive the data when switch is on.
- (IV) It is based on the enable function input.
- (V) It is level triggered, it means that the output of the present state and input of the next step depends on the level that is binary input 1 or 0.

## Flip Flops

- (I) Flip flops are building blocks of sequential CKT. But they can be built from the latches.
- (II) Flip flop continuously checks its inputs and changes its output correspondingly only at time determined by clocking signal.
- (III) Flip flop is sensitive to a signal change. They can transfer data only at the signal single instant and data can't be changed until next signal change. Flip flops are used as registers.
- (IV) It works on the basis of clock pulse.

- (V) It is an edge triggered, it means that the output and the next state input changes when there is a change in clock pulse whether it may a +ve or -ve clock pulse.

## \* Introduction + SR flip flop




NR

$S^*$	$R^*$	$Q$	$\bar{Q}$
0	0	0	1
0	1	1	0
1	0	0	1
1	1	1	1

Memory

$$S^* = (S \cdot \bar{Clk}) = \bar{S} + Clk$$

$$R^* = (\bar{R} \cdot Clk), \quad \bar{R} + \bar{Clk}$$



Clk	0	S	R	$Q$	$\bar{Q}$	1	0	Clk = 0
-----	---	---	---	-----	-----------	---	---	---------


$S^* = 0$ ,  $R^* = 0$

Characteristic table

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

~~Excitable~~ Excitation table

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



$$Q_{n+1} = I + II$$



$$Q_{n+1} = S + \bar{Q_n}R$$

$\star$  Introduction  
Data

$\star$  J-K

T-T for SR flip flop.

Clk	S	R	$Q_{n+1}$
0	x	x	$Q_n$ / Memory
1	0	0	$Q_n$
1	0	1	0 → Complementary input
1	1	0	1
1	1	1	invalid



T-T for D flip-flop

char. table

Clk	D	$Q_{n+1}$
0	x	$Q_n$
1	0	0
1	1	1


$Q_n$	D	$Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{n+1} = D$

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

char.

## \* J-K flip-flop



clk	S	R	K	$Q_{n+1}$
0	x	x	-	$Q_n$ (Memory)
1	0	0	-	$Q_n$ (Memory)
1	0	1	-	0
1	1	0	-	1
1	1	1	-	Not used. $Q_n$ (toggle) Run ↑

clk=0 - Memory

clk=1      J=1    K=0,    Q=1,     $\bar{Q}=0$

clk=1      J=0    K=1,    Q=0,     $\bar{Q}=1$

$Q_{n+1} = \bar{Q}_n$

clk=1      J=1    K=1    Q=0,1,0,1...  
 $\bar{Q}=1,0,1,0...$

char. table

$Q_n$	J	K	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

# Machine arithmetic / Programmable logic device

## \* Machine arithmetic

### # Data Representation

1. Fixed point numbers

2. Floating point numbers

#### (1) Fixed point no.

$$(+7)_{10} = (0111)_4 \quad \text{4-bit representation}$$

$$(-7)_{10} = ?$$

Step 1: 1's complement

$$\xrightarrow{1's} (1000)$$

Step 2: - 2's complement

$$\begin{array}{r} 1.000 \\ + 1 \\ \hline (1001)_2 \end{array}$$

#### (2) Floating Point representation

It has three parts

a. Mantissa

b. Base

c. Exponent


Number	Mantissa	Base	Exponent
--------	----------	------	----------

1. $3 \times 10^6$	3	10	6
2. $110 \times 2^8$	110	2	8
3. 6132.774	6132774	10	3


# IEEE 754 floating point number representation

② Normalis

(a) Single precision format:



(b) Double precision format



Q (1259.125)<sub>10</sub> in single and double precision.

Convert decimal no. to binary no.

$$(1259)_{10} = (10011101011)_2$$

$$(0.125)_{10}$$

$$0.125 \times 2 = 0.250$$

$$0.250 \times 2 = 0.500$$

$$0.5 \times 2 = 1.0$$

$$(1259.125)_{10} = ((10011101011.001))_2$$

② Normalise the no.  
 $(1.N)2^{E-127}$  (single prec)

$(1.N)2^{E-1023}$  (double prec)

$(125.125)_{10}$

10011101011...<sup>00</sup>

$$\frac{1.0011101011001}{N} \times 2^{10}$$

③ single precision format

$(1.N)2^{E-127}$        $E-127 = 10$   
                                 $E = 137$

$(1(0011101011001))_2$

$E = (10001001)_2$

S 31	$10001001$	$0011101011001$
1 bit	8 bits	23 bits


④ double precision format

$(1.N)2^{E-1023}$        $E-1023$

$(1.0011101011001)_2$

$$E-1023 = 10$$

$E = 1033$



Double bracket format

### ★ Programmable logic device (PLDs)

→ PLDs are integrated circuit. They contain an array of AND gates & another array of OR gates. There are three kinds of PLDs based on the type of arrays which has programming features.

The process of entering the information into these devices is known as programming. Basically, users can program these devices or ICs electrically in order to implement the Boolean function based on the requirements. Here, the term programming refers to hardware programming but not software programming.

(1) PROM


(2) PLA

(3) PAL

## \* Programmable Logic Array (PLA)

PLA is a programmable logic device that has both programmable AND array & programmable OR array, since it is most flexible.

PLD



Here the inputs of AND gates are programmable hence AND gate will get both normal and complemented inputs of variables. So, we get generate required product terms by using these AND gates.

∴ the inputs of OR gates are also programmable. Output of AND gate will act as input for OR gate.

Therefore the outputs of PLA will be in the form of sum of products (SOP).


Let us implement following boolean functions using PLA

$$A = XY + XZ'$$


$$B = XY' + YZ + XZ'$$

no of products terms are 5 in which  
1 is common. Here 4 AND gate will  
be required.

as there are 5 products terms and no. of function is 2.  
hence two OR gate will be required



### \* Programming Array Logic (PAL)



→ It has programmable AND array and fixed OR array.

Block diagram

Boolean function.


(1)

$$A = XY + XZ' \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{find which}$$

$$B = XY' + YZ' \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{has max. no. of minimums}$$


(2)

hence we required  $(2 \times 2)$  programmable AND gate & two fixed OR gate for producing two function



### ★ Programmable Read Only


→ Read only memory (ROM) is a memory device, which stores the binary information permanently. The user has the flexibility to program the binary information electrically once by using PROM programmers.



all AND gates are not of programmable type.  
So, we have to generate  $2^n$  product terms by  
using  $2^n$  AND gates having  $n$  inputs each.

$$A(x, y, z) = \sum m(5, 6, 7)$$

$$B(x, y, z) = \sum m(3, 5, 6, 7)$$



# \* Carry lookhead adder

$$C_i = G_i + P_i C_{i-1}$$

$$C_0 = G_0 + P_0 C_{-1}$$


$$\begin{aligned} C_1 &= G_1 + P_1 C_0 = G_1 + P_1 (G_0 + P_0 C_{-1}) \\ &= G_1 + P_1 G_0 + P_1 P_0 C_{-1} \end{aligned}$$

$$C_2 = G_2 + P_2 C_1$$

$$\begin{aligned} &= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_{-1}) \\ &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1} \end{aligned}$$

$$C_3 = G_3 + P_3 C_2$$

$$\begin{aligned} &= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}) \\ &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1} \end{aligned}$$



Truth table for 1-bit

A	B	$C_i$	$C_{i+1}$	Cond'n
0	0	0	0	No carry generate
0	0	1	0	
0	1	0	1	No carry propagate
0	1	1	0	
1	0	0	1	Propagate
1	0	1	1	
1	1	0	1	Carry generate
1	1	1	1	

$A_1 \ A_0 \ B_1 \ B_0 \ C_i$  [Input]

$A \oplus B = 0$

$C_{i+1} = C_i$

$(A \oplus B) \times i$

No carry

$A \oplus B = 1$

## ★ Fan-in and Fan-out


Fan-in → The fan-in defined is the maximum no. of inputs that a logic gate can accept. If no. of input exceeds, the output will be undefined or incorrect.

Gates with large fan-in are bigger and slower.

Fan-out → Max. no. of input (load) that

can be connected to the output of a

gate with degrading in normal operation.



## ★ Noise Immunity

Noise immunity is the ability of a device or component to operate in the presence of

noise disturbance. The higher the level of

noise at which the equipment its operating,

ability, the higher its noise immunity.

Noise margin

In a digital circuit, the noise margin is the amount by which signal exceeds the threshold for a proper 0 or 1.

## Counters

\* Difference b/w Synchr. and Asynch. Sequential Circuit

### Synchronous Seq. Circuit

1. These circuit are easy to design
2. A clocked element flip flop acts as a memory element
3. They are slower
4. The status of memory element is affected only at the active edge of clock, its input is changed.
5. Latchers are used in synchronous circuits.


### Asynchronous Seq. Circ.

1. These circuit are difficult to design
2. An unclocked flip flop or time delay element is used as memory element
3. Faster as clock is not present
4. The status of memory element will change anytime as soon as input is changed.
5. Whereas flip flops in latchers are used in asynchronous circ.


## ★ Introduction to Counter

⇒ A counter is a device which stores (and sometime displays) the no. of times a particular event or process has occurred. Counters are used in digital electronics for counting purpose, they can count specific event happening in

Ckt. ff is divided by 2 clk:-




## \* Types of Counters




1. Flip flops are connected in such a way that the o/p of first flip flop drives the clock of next flip flops.
2. Flip flops are not clocked simultaneously.
3. Circuit is simple for more no. of states.
4. Speed is slow as clock is propagates through no. of stages.

1. There is no connection b/w o/p of first flip flop and clock of next flip flops.
2. Are clocked simultaneously.
3. Circuit becomes complicated as no. of states increase.
4. Speed is high as clock is given at a same time.






★ 3 bit Asynchronous Up Counters.



$Q_C$	$Q_B$	$Q_A$
0	0	0
1	1	1
1	1	1
0	0	0



Clk	$Q_C$	$Q_B$	$Q_A$	Decimals Eq.
Init	0	0	0	0
1 <sup>st</sup> ( $\downarrow$ )	0	0	1	1
2 <sup>nd</sup> ( $\downarrow$ )	0	1	0	2
3 <sup>rd</sup> ( $\downarrow$ )	0	1	1	3
4 <sup>th</sup> ( $\downarrow$ )	1	0	0	4
5 <sup>th</sup> ( $\downarrow$ )	1	0	1	5
6 <sup>th</sup> ( $\downarrow$ )	1	1	0	6
7 <sup>th</sup> ( $\downarrow$ )	1	1	1	7
8 <sup>th</sup> ( $\downarrow$ )	0	0	0	0

8 digits

$$2^n = 2^3$$


$$= 8$$

Max. count

$$= 2^n - 1 = 7$$

★ 4-bit Asynchronous Up Counter


4-T flip flops




★ 3 bit & 4 bit Asynchronous Down Counters

(2)

logic (1)




logic (2)



★ 3-bit & 4-bit UP/DOWN Ripple (Asynchronous) counters

- we have designed the up and down counters separately.
- ⇒ But in practice, we need both mode combined
- ⇒ A mode control inputs (M) is used to select either up or down mode.
- ⇒ A combination clk. is required b/w each pair of flop.




if cond? is given  
Suppose when  $M=0$   
up counting

when  $M=1$   
down or

M	Q	$\bar{Q}$	Y
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

M	00	01	11	10
0	0	1	1	1
1	1	1	0	0

$$\overline{M}Q + M\overline{Q} = M \oplus Q$$



③  
★ Modulus of the Counter & Counting up to particular value.

→ It tells the total no. of state of counters or to which value it counts.

⇒ 2-bit Ripple counter is called MOD-4 or mod 2 counter.

$n \rightarrow$  no. of bit

$$\text{Mod No.} = 2^n$$

o ④ MOD = 6 Counter using MOD-8 - Counter

States = ⑥

Max - Counter : 8-1 = ⑤

000 (0)


001 (1)

010 (2)


011 (3)

100 (4)

101 (5)



$$\begin{aligned} \text{PST} = 0 & \quad Q = 1 \\ \text{CLR} = 0 & \quad Q = 0 \end{aligned}$$




\* State diagram of a counter

2-bit counter.

$$\text{Max. count} \rightarrow 2^n - 1 = 2^2 - 1 = 3$$

$$M-C = 3$$



$Q_3 \quad Q_2$

0 0  
0 1

1 0


1 1

in down, state is  
same only transient.  
is changing

(3-bit)

$$M = 2^3 - 1 = 8$$

$$\text{no. of states} = 2^3 = 8$$



## ④

★ Decade (B(D) Ripple Counter)

⇒ Negative edge triggered  $\rightarrow \bar{Q}$  is clock

$\downarrow$   
Up Counter

⇒ Positive edge triggered  $\rightarrow Q$  is clock  
Up Counter

⇒ Negative edge triggered  $\rightarrow \bar{Q}$  is clock  $\rightarrow$   
Down

Counters

⇒ Positive edge triggered  $\rightarrow Q$  is clock  
 $\downarrow$   
Down Counter

②



Cascading.

MOD MN


No. of States  $\geq 10$  (0-9)



: 0-9

Max. Count,  $10-1 = 9$

9

1010





## ★ How to design Synchronous Counters

Step 1 — Decide the no. of flip flop.

Step 2 — Excitation table of FF

Step 3 State diagram and circuit excitation table

Step 4 — Obtained simplified eqn using K-map

Step 5 — Draw the logic diagram

Q Design 2-bit synchronous up counter


→ 2-bit → 2 flip flop

→ JK flip-flop

Excitation table of J-K flip flop

J	K	Q <sub>n+1</sub>
0	0	0
0	1	1
1	0	X
1	1	1

State diagram  $2^n = 4$  state



max. count  
4-123

3

# CKT. excitation table

★ 3-bit

→ 3 flip

step-2

$Q_1, Q_2$	$Q_1^*, Q_2^*$	$J_1, K_1$	$J_2, K_2$
0, 0	0, 1	0, X	1, X
0, 1	1, 0	1, X	X, 1
1, 0	1, 1	X, 0	1, X
1, 1	0, 0	X, 1	X, 1

for  $K_1$



$Q_2, Q_1$
0, 1
X, 1

$$\textcircled{1} \quad K_1 = Q_2$$


$Q_2, Q_1$
1, 2
1, 1

$$J_2 = 1$$

$$J_1 = Q_2$$



$$K_2 = 1$$



logic 1


\* 3-bit Synchronizes up to  
 → 3 flip flop ~~-~~ - T flip flop.

Step-2

~~Q<sub>n</sub>~~ | ~~Q<sub>n+1</sub>~~

<del>Q<sub>n</sub></del>	<del>Q<sub>n+1</sub></del>	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3




Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>1</sub> <sup>*</sup>	Q <sub>2</sub> <sup>*</sup>	Q <sub>3</sub> <sup>*</sup>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	1	1	1
0	1	1	1	0	0	0	1	1
1	0	0	1	0	1	1	1	1
1	0	1	1	0	1	0	1	1
1	1	0	1	1	0	0	0	1
1	1	1	0	0	1	1	0	1

0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0

$$T_1^* = Q_2 Q_3$$

$$T_2^* = Q_3$$




\* 3-bit up/down synchronous counter

M	$\Phi_C$	$\Phi_B$	$\Phi_A$	$Q_A^*$	$Q_B^*$	$Q_C^*$	$T_C$	$T_B$	$T_A$
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1	1
0	0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	1	0
1	0	0	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0

# ★ Ring Counter

no. of states = no. of flip-flop used

→ The only change is the outputs of last ff is connected to the inputs of first ff.



ORI

ORI	CLK	Q <sub>0</sub> Q <sub>1</sub> Q <sub>2</sub> Q <sub>3</sub>
0	x	1 0 0 0
1	↓	0 1 0 0
2	↓	0 0 1 0
3	↓	0 0 0 1
4	↓	1 0 0 0

