

# Memory Hierarchy

Hung-Wei Tseng

#### von Neuman Architecture








#### **Program**

0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 00c2f000 0000bd24 8000000 2ca422a0 00c2f800 130020e4 80000008 00003d24 00c30000 2ca4e2b3 8000000

Storage

#### Recap: Performance gap between Processor/Memory



#### **Outline**

- The Basic Idea behind Memory Hierarchy
- How cache works

# Modern DRAM performance

					•				
SDRAM Data Rate		CAS	Latency	Year	DDR Data Rate	Bandwidth	CAS	Latency	Year
MT/s	GB/s	(clk)	(ns)		MT/s	GB/s	(clk)	(ns)	
100	0.80	3	24.00	1992	400	3.20	5	25.00	1998
133	1.07	3	22.50		667	5.33	5	15.00	
					800	6.40	6	15.00	
		DDR 2					DDR 3		
400	3.20	5	25.00	2003	800	6.40	6	15.00	2007
667	5.33	5	15.00		1066	8.53	8	15.00	
800	6.40	6	15.00		1333	10.67	9	13.50	
					1600	12.80	11	13.75	
					1866	14.93	13	13.93	
					2133	17.07	14	13.13	
DDR 4					DDR 5				
1600	12.80	11	13.75	2014	3200	25.60	22	13.75	2020
1866	14.93	13	13.92		3600	28.80	26	14.44	
2133	17.07	15	14.06		4000	32.00	28	14.00	
2400	19.20	17	14.17		4400	35.20	32	14.55	
2666	21.33	19	14.25		4800	38.40	34	14.17	
2933	23.46	21	14.32		5200	41.60	38	14.62	
3200	25.20	22	13.75		5600	44.80	40	14.29	
					6000	48.00	42	14.00	
					6400	51.20	46	14.38	
					^				

#### **Alternatives?**

Memory technology	Typical access time	\$ per GiB in 2012					
SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000					
DRAM semiconductor memory	50–70ns	\$10-\$20					
Flash semiconductor memory	5,000-50,000ns	\$0.75-\$1.00					
Magnetic disk	5,000,000-20,000,000ns	\$0.05-\$0.10					

Fast, but expensive \$\$\$

**Memory Hierarchy** 


fastest

< 1ns

a few ns

tens of ns

tens of us



32 or 64 words

KBs ~ MBs


GBs


TBs

larger




#### L1? L2? L3?






**Memory Hierarchy** 



#### L1? L2? L3?



# Why adding small SRAMs would work?

#### Code also has locality

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

## Locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then PC + 4

# Most of time, your program is just visiting a very small amount of data/instructions within again agiven window

Data — the same data can be read/write many times

## Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

 The cache must be able to keep a frequently used block for a while to exploit temporal locality

# Architecting the Cache

### Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

We need to "cache consecutive data elements" every time


- the cache should store a "block" of data
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

Processor Core

#### Load/store only access a "word" each time

oad 0x000A

0x0000				·			1								1	1	ı	1		1	1	1			1			1					0xFFF
0x1000	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	HHHH	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	0x1FFF
0x2000	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	0x2FFF
0x3000																																	0x3FFF
0x4000							-								-						-							-					0x4FFF
0x5000																																	0x5FFF
0x6000																																	0x6FFF
																																	0x7FFF
0x7000																																	
0x8000																													<u> </u>				0x8FFF
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	



#### **Recap: Locality**

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Simply caching one block isn't enough

### Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

We need to "cache consecutive data elements" every time

- the cache should store a "block" of data
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

We need to store multiple blocks

— the cache must be able to distinguish blocks



What's a block?

0x0011,

the offset of the byte within a block

the data in memory

**0123456789ABCDEF** 

0x0000, 0x0001, 0x00002, ..., 0x000F This is CSE142:

..., 0x001 F Advanced Compute

the byte addresses of each byte in the block

the address in each block starts with the same "prefix"

0x0012,



#### How to tell who is there?

tag

0x000

This is CSE142:

Advanced Compute
r Architecture!
This is CSE142:
Advanced Compute

This is CSE142:

r Architecture!

Advanced Compute

r Architecture!

This is CSE142:

Advanced Compute

r Architecture!

This is CSE142:

Advanced Compute

r Architecture!

This is CSE142:


# Processor Core Registers

#### How to tell who is there?

the common address prefix in each block

tag array 0123456789ABCDEF

0x000	This is CSE142:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CSE142:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CSE142:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CSE142:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CSE142:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CSE142:



Tell if the block here can be used Tell if the block here is modified

Va		tag	data 0123456789ABCDEF
1	1	0x000	This is CSE1 2:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CSE142:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CSE142:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CSE142:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CSE142:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CSE142:

Processor Core

Registers

Hash-like structure — direct-mapped cache

**V D** data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is CSE142: 0x31 Advanced Compute r Architecture! 0x45 load 0x404 This is CSE142: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CSE142: 0 **0xCB Advanced Compute** 

r Architecture!

This is CSE142:

r Architecture!

This is CSE142:

**Advanced Compute** 

0

0

0x8A


0x60

0x70


0x10


0x11

### Way-associative cache



# Ways?





#### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Cacheline)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



#### Corollary of C = ABS

tag index offset 0b0000100000100100


- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)

memory address:

- tag bits: address\_length lg(S) lg(B)
  - address\_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block\_size) % S = set index

# Put everything all together: How cache interacts with CPU

#### What happens when we read data



- Processor sends load request to L1-\$
  - if hit
    - return data
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process

#### What happens when we write data



- Processor sends load request to L1-\$
  - if hit
    - return data set DIRTY
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

0xDEADBE EF

Write & Set dirty Write &Set dirty

write back

**L2**\$

write back 0 x ?a???BE

fetch block **0**xDEADBE

**DRAM** 

# Simulate the cache!

### Simulate a direct-mapped cache

- Consider a direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob100000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1100010000
    - $\bullet$  C = ABS
    - S=256/(16\*1)=16
    - lg(16) = 4 : 4 bits are used for the index
    - lg(16) = 4 : 4 bits are used for the byte offset
    - The tag is 48 (4 + 4) = 40 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 1000 0000



#### Simulate a 2-way cache

- Consider a 2-way cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob1000000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1000010100, Ob110001000
    - $\bullet$  C = ABS
    - S=256/(16\*2)=8
    - $8 = 2^3 : 3$  bits are used for the index
    - 16 = 2<sup>4</sup> : 4 bits are used for the byte offset
    - The tag is 32 (3 + 4) = 25 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 0001 0000

tag



# Taxonomy/reasons of cache misses

#### 3Cs of misses


- Compulsory miss
  - Cold start miss. First-time access to a block
- Capacity miss
  - The working set size of an application is bigger than cache size
- Conflict miss
  - Required data replaced by block(s) mapping to the same set
  - Similar collision in hash

## How can programmer improve memory performance?

## Prefetching


#### Characteristic of memory accesses

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
}</pre>
```



## Prefetching

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
    // prefetch D[i+8] if i % 8 == 0
}</pre>
```



## Prefetching

- Identify the access pattern and proactively fetch data/ instruction before the application asks for the data/instruction
  - Trigger the cache miss earlier to eliminate the miss when the application needs the data/instruction
- Hardware prefetch
  - The processor can keep track the distance between misses. If there
    is a pattern, fetch miss\_data\_address+distance for a miss
- Software prefetch
  - Load data into some register
  - Using prefetch instructions

#### Demo

- x86 provide prefetch instructions
- As a programmer, you may insert \_mm\_prefetch in x86 programs to perform software prefetch for your code
- gcc also has a flag "-fprefetch-loop-arrays" to automatically insert software prefetch instructions

## Data structures

## Memory addressing/alignment

- Almost every popular ISA architecture uses "byte-addressing" to access memory locations
- Instructions generally work faster when the given memory address is aligned
  - Aligned if an instruction accesses an object of size n at address X, the access is aligned if  $X \mod n = 0$ .
  - Some architecture/processor does not support aligned access at all
  - · Therefore, compilers only allocate objects on "aligned" address

## The result of sizeof (struct student)

 Consider the following data structure: struct student { int id; average double \*homework; midterm int participation; participation double midterm; homework double average; id **}**; 64-bit What's the output of printf("%lu\n", sizeof(struct student))? A. 20 B. 28 C. 32 D. 36

#### Column-store or row-store

If you're designing an in-memory database system, will you be using

Rowld	<b>Empld</b>	Lastname	Firstname	Salary
1	10	Smith	Joe	40000
2	12	Jones	Mary	50000
3	11	Johnson	Cathy	44000
4	22	Jones	Bob	55000

column-store — stores data tables column by column

```
10:001,12:002,11:003,22:004; if the most frequently used query looks like — Smith:001,Jones:002,Johnson:003,Jones:004select Lastname, Firstname from table Joe:001,Mary:002,Cathy:003,Bob:004; 40000:001,50000:002,44000:003,55000:004;
```

row-store — stores data tables row by row

```
001:10, Smith, Joe, 40000;
002:12, Jones, Mary, 50000;
003:11, Johnson, Cathy, 44000;
004:22, Jones, Bob, 55000;
```

## Loop interchange/fission/fusion

## Demo — programmer & performance

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
for(j = 0; j < ARRAY_SIZE; j++)
{
   for(i = 0; i < ARRAY_SIZE; i++)
   {
      c[i][j] = a[i][j]+b[i][j];
   }
}</pre>
```

 $O(n^2)$ 

**Complexity** 

 $O(n^2)$ 

Same

**Instruction Count?** 

Same

Same

**Clock Rate** 

Same

**Better** 


CPI

Worse

## Loop fission

 $\mathbf{m}$ 

## Loop fission




```
4
```


### **Loop optimizations**

 $\mathbf{m}$ 

## Loop fission







## Loop fusion




m


## Blocking


## Case study: Matrix Multiplication

## **Matrix Multiplication**

```
for(i = 0; i < ARRAY_SIZE; i++) {
  for(j = 0; j < ARRAY_SIZE; j++) {
    for(k = 0; k < ARRAY_SIZE; k++) {
      c[i][j] += a[i][k]*b[k][j];
    }
  }
}</pre>
```







Very likely a miss if

array is large


- If each dimension of your matrix is 2048
  - Each row takes 2048\*8 bytes = 16KB
  - The L1 \$ of intel Core i7 is 32KB, 8-way, 64-byte blocked
  - You can only hold at most 2 rows/columns of each matrix!
  - You need the same row when j increase!


#### Block algorithm for matrix multiplication


- Discover the cache miss rate
  - valgrind --tool=cachegrind cmd
    - cachegrind is a tool profiling the cache performance
  - Performance counter
    - Intel® Performance Counter Monitor http://www.intel.com/software/pcm/


#### Block algorithm for matrix multiplication

```
for(i = 0; i < ARRAY_SIZE; i++) {
  for(j = 0; j < ARRAY_SIZE; j++) {
    for(k = 0; k < ARRAY_SIZE; k++) {
      c[i][j] += a[i][k]*b[k][j];
    }
  }
}</pre>
```









You only need to hold these sub-matrices in your cache

## **Matrix Transpose**

```
// Transpose matrix b into b_t
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
                                                                      b_t[i][j] += b[j][i];
for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
    for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
        for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
          for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                     for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                         for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
               c[ii][jj] += a[ii][kk]*b[kk][jj];
                                                                           for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                                // Compute on b_t
                                                                                c[ii][jj] += a[ii][kk]*b_t[jj][kk];
```

## **Summary of Software Optimizations**

- Data layout capacity miss, conflict miss, compulsory miss
- Blocking/tiling capacity miss, conflict miss
- Loop fission conflict miss when \$ has limited way associativity
- Loop fusion capacity miss when \$ has enough way associativity
- Loop interchange conflict/capacity miss

# Computer Science & Engineering

142



