
Modern Processor Pipeline: SuperScalar & Dynamic Instruction Scheduling

Hung-Wei Tseng

Recap: Pipelining




Recap: Three pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that


Recap: addressing hazards

- Structural hazards
 - Stall
 - Modify hardware design
- Control hazards
 - Stall
 - Static prediction
 - Dynamic prediction all "high-performance" processors nowadays have pretty decent branch predictors
 - Local bimodal
 - Global 2-level
 - Perceptron
- Data hazards
 - Stall
 - Data forwarding

Data "forwarding"



Super Scalar



Superscalar: fetch/issue width == 2, theoretical CPI = 0.5

```
for(i = 0; i < count; i++) {
    s += a[i];
}</pre>
```

.L3:
① movl (%rdi), %ecx
② addq \$4, %rdi
③ addl %ecx, %eax
④ cmpq %rdx, %rdi
⑤ jne .L3

ret

	IF	ID	M1/ALU/BR	M2	M3	M4	WB
1	(1) (2)				Every		we ne
2	(3)(4)	(1) (2)		- 1	for (4)	is rea	ady he
3	(5)	(3)(4)	(1)(2)		W	ny car	n't we
4	(5)	(3)(4)		(1)(2)	e	xecut	e it?
5	(5)	(3)(4)			(1)(2)		
6	(5)	(3)(4)				(1)(2)	
7		(5)	(3)(4)				(1)(2)
8			(5)	(3)(4)			
9				(5)	(3)(4)		
10					(5)	(3)(4)	
11						(5)	(3)(4)
12							(5)

Outline

- SuperScalar
- Dynamic Instruction Scheduling

If we loop many times (assume perfect predictor)

1	movl	(%rdi), %ecx		IF	ID	M1/ALU/BR	M2 F	v&\&/t	hiM& v	ve\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2	addq	\$4, %rdi	1	(1) (2)						dy here
3	addl	%ecx, %eax	2	(3)(4)	(1) (2)					
		<u>-</u>	3	(5)(6)	(3)(4)	(1)(2)		wn	y can	t we
	cmpq	%rdx, %rdi	4	(5)(6)	(3)(4)	1	(1)(2)	ех	ecute	e it?
5	jne	.L3	5	(5)(6)	(3)(4)			(1)(2)		
6	movl	(%rdi), %ecx	6	(5)(6)	(3)(4)				(1)(2)	
7	addq	\$4, %rdi	7	(7)(8)	(5)(6)	(3)(4)				(1)(2)
	addl	%ecx, %eax	8	(9)(10)	(7)(8)	(5)(6)	(3)(4)			
		•	9	(9)(10)	(8)	(7)	(5)(6)	(3)(4)		
9	cmpq	%rdx, %rdi	10	(9)(10)	(8)	A	(7)	(5)(6)	(3)(4)	
10	jne	.L3	11	(9)(10)	(3)			(7)	(5)(6)	(3)(4)
(11)	movl	(%rdi), %ecx	12	(11)(12)	(9)(10)	(8)			(7)	(5)(6)
	addq	•		(11)(12)	(10)	(9)	(8)			(7)
	•	\$4, %rdi	V Ca	an't I sta	art (11)/(12)	(10)	(9)	(8)		
(13)	addl	% 00 % % 00 %		(6) & ((11) (12)	(10)	(9)	(8)	
14	cmpq	%rdx, %rdi	119				(11)(12)	(10)	(9)	(8)
	ine	.L3						(11)	(10)	(9)

9

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Dynamic instruction scheduling/ Out-of-order (OoO) execution

Scheduling instructions: based on data dependencies

 Draw the data dependency graph, put an arrow if an instruction depends on the other.

```
(%rdi), %ecx
① movl
        $4, %rdi
② addq
3 addl
          %ecx, %eax
          %rdx, %rdi
(4) cmpq
⑤ jne
       .L3

    movl (%rdi), %ecx


        $4, %rdi
② addq

    addl %ecx, %eax

          %rdx, %rdi

    cmpq

10 jne
          .L3
```



- In theory, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies can never be reordered



If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
① movl
          $4, %rdi
② addq
3 addl
         %ecx, %eax
          %rdx, %rdi
@ cmpq
⑤ jne
          .L3

    movl (%rdi), %ecx

② addq
        $4, %rdi

® addl
         %ecx, %eax
          %rdx, %rdi

    cmpq

10 jne
          .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?

- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)



If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
1 movl
        $4, %rdi
② addq
3 addl
        %ecx, %eax
                            Can we use "branch
        %rdx, %rdi
4 cmpq
© jne
        .L3
                         prediction" to predict the

    movl (%rdi), %ecx

       $4, %rdi
② addq
                      future and reorder instructions

  addl
         %ecx, %eax
        %rdx, %rdi

    cmpq

                             across the branch?
10 jne
         .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?


- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)

False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1




False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1



Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instructions
- Compilers are limited by the registers an ISA provides


Recap: False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6

one

• WAW (Write After Write): a later instruction overwrites the output of an earlier

We need to give each output a new



(%rdi), %ecx

What if we can use more registers...

```
(%rdi), %ecx
          (%rdi), %ecx
① movl
                               ① movl
                                          $4, %rdi, %t0
② addq
          $4, %rdi
                               ② addq
3 addl
          %ecx, %eax
                               3 addl
                                          %ecx, %eax, %t1
          %rdx, %rdi
                                          %rdx, %t0
                               @ cmpq
@ cmpq
⑤ jne
                               ⑤ jne
          .L3
                                         .L3
                                          (%t0), %t2
          (%rdi), %ecx

    movl

  movl

g addg
          $4, %rdi
                               ② addq
                                          $4, %t0, %t3
          %ecx, %eax

® addl

® addl
                                          %t1, %t2, %t4
          %rdx, %rdi
                                          %rdx, %t3

    cmpq

© cmpq
10 jne
          .L3
                               10 jne
                                          .L3
```

All false dependencies are gone!!!


Register renaming + speculative execution

• K. C. Yeager, "The Mips R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996.

Speculative Execution

- Exceptions (e.g. divided by 0, page fault) may occur anytime
 - A later instruction cannot write back its own result otherwise the architectural states won't be correct
- Hardware can schedule instruction across branch instructions with the help of branch prediction
 - Fetch instructions according to the branch prediction
 - However, branch predictor can never be perfect
- Execute instructions across branches
 - Speculative execution: execute an instruction before the processor know if we need to execute or not
 - Execute an instruction all operands are ready (the values of depending physical registers are generated)
 - Store results in **reorder buffer** before the processor knows if the instruction is going to be executed or not.

Register renaming



26

rdi

rdx

P8

P9

P10

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15)	jne	.L3

			ic. Offig	4	7				_			
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	BR	ROB	
1	(1) (2)											
2	(3)(4)	(1) (2)										
3	(5)(6)	(3)(4)	(1) (2)									
4												
5												
6												
7												
8												
9												
10												
11												
	Phy	sical Reg	gister			Valid	Value	e In use)	Valid	Value	In
eax					P1				P6			
есх					P2				P7			

P3

P4

P5

P1

1	movl	(%rdi), %ecx→
2	addq	\$4, %rdi → P2
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15)	jne	.L3

					7						
	IF	ID	REN	Mi	M2	M3	M4	ALU	MUL	ЬR	
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4		(5)(6)	(3)(4)	(1)				(2)			
5											
6											
7											
8											
9											
10											
11											
	Phy	/sical Reg	gister			Valid	l Val	ue In u	se	Valid	

	Physical Register
eax	
есх	P1
rdi	P2
rdx	
	27

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3				P8			
P4				P9			
P5				P10			

ROB


(1)

(2)

(4) is now

executing before

(3)!



	IF	ID	REN	Mi						
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)						
5	(9)(10)	(7)(8)	(3)(5)(6)							
6										
7										
8										
9										
10										
11										
	Physical Register									
eax										
есх		P1								
rdi		P2								

P4

rdx

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5				P10			

(2)

(2)

(4)

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
(5)	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15	jne	.L3

					7		
	IF	ID	REN	Mi	M2	M3	M4
1	(1) (2)						
2	(3)(4)	(1) (2)					
3	(5)(6)	(3)(4)	(1) (2)				
4	(7)(8)	(5)(6)	(3)(4)	(1)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)		
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)	
7							
8							
9							
10							
11							
	Phy	rsical Rec			Valid	V	

	Physical Register
eax	Р6
есх	P1
rdi	P5
rdx	P4
	29

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

ROB

(2)

(2)(4)

(5)

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15	jne	.L3

					7
	IF	ID	REN	Mi	M2
1	(1) (2)				
2	(3)(4)	(1) (2)			
3	(5)(6)	(3)(4)	(1) (2)		
4	(7)(8)	(5)(6)	(3)(4)	(1)	
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)	
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)
8					
9					
10					
11					
	Phy	sical Reg	ister		
eax		P6			P1

P1

P5

P4

30

ecx

rdi

rdx

l)	(1)				(2)				
6)		(1)			(4)			(2	2)
8)	(6)		(1)				(5)	(2)	(4)
9)		(6)		(1)	(7)			(2)(4	.)(5)
			Valid	Value	e In use		Valid	Value	In use
		P1	0		1	P6	0		1
		D 0	4						

1

1

P3

P4

P5

P8

P9

P10

ROB

(2)

(4)

(7)

(3)

(1)

(6)

(1)

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi

.L3

jne

					7
	IF	ID	REN	Mi	M2
1	(1) (2)				
2	(3)(4)	(1) (2)			
3	(5)(6)	(3)(4)	(1) (2)		
4	(7)(8)	(5)(6)	(3)(4)	(1)	
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)	
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)		
9					
10					
11					
	Dby	rsical Rec	ictor		

	Physical Register
eax	Р6
есх	P7
rdi	P8
rdx	P4
	31

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7	0		1
Р3	0		1	P8	0		1
P4	0		1	P9			
P5	1		1	P10			

ROB

(2)

(2)(4)

(2)(4)(5)

(1)(2)(4)(5)

(5)

(1)

(6)

(1)

(6)

(1)

(6)

(2)

(4)

(7)

(3)

(9)

1	movl	$(%rdi), %ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	$(%rdi), %ecx \rightarrow p7$
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14)	cmpq	%rdx, %rdi

.L3

jne

	IF	ID	REN	MT
1	(1) (2)			
2	(3)(4)	(1) (2)		
3	(5)(6)	(3)(4)	(1) (2)	
4	(7)(8)	(5)(6)	(3)(4)	(1)
5	(9)(10)	(7)(8)	(3)(5)(6)	
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)	
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)	
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)
10				
11				

	Disvoicel Degister
	Physical Register
eax	P9
есх	P7
rdi	P8
rdx	P4
	32

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	0		1
P2	1		0	P7	0		1
Р3	1		1	P8	0		1
P4	0		1	P9	0		1
P5	1		1	P10			

ROB

(2)

(2)(4)

(2)(4)(5)

(1)(2)(4)(5) (7)

(3)(4)(5)(7)

(5)

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
3	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

				•
	IF	ID	REN	I
1	(1) (2)			
2	(3)(4)	(1) (2)		
3	(5)(6)	(3)(4)	(1) (2)	
4	(7)(8)	(5)(6)	(3)(4)	(
5	(9)(10)	(7)(8)	(3)(5)(6)	
6	(11)(12)	(9)(10)	(3)(7)(8)	(
7	(13)(14)	(11)(12)	(3)(8)(9) (10)	
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)	
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	('
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)	
11				
	Phy	sical Reg	jister	

1	Mi	M2	М3	M4	ALU	MUL	BR	ROB
2)								
4)	(1)				(2)			
(6)		(1)			(4)			(2)
(8)	(6)		(1)				(5)	(2)(4)
(9)		(6)		(1)	(7)			(2)(4)(5)
10) 2)			(6)		(3)			(1)(2)(4)(5) (7)
12) 1)	(11)			(6)	(9)			-(2)(4)(5)(7)
(14) 6)		(11)			(8)		(10)	(6)(7)(9)

	Physical Register
eax	Р9
есх	P7
rdi	P8
rdx	P4
	33

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	0		1
P2	1		0	P7	0		1
Р3	1		0	P8	0		1
P4	0		1	P9	0		1
P5	1		1	P10	0		1
P5	1		1	P10	0		1

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	$(%rdi), %ecx \rightarrow P4$
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

		IF	ID	REN	
	1	(1) (2)			
	2	(3)(4)	(1) (2)		
	3	(5)(6)	(3)(4)	(1) (2)	
	4	(7)(8)	(5)(6)	(3)(4)	
	5	(9)(10)	(7)(8)	(3)(5)(6)	
	6	(11)(12)	(9)(10)	(3)(7)(8)	
	7	(13)(14)	(11)(12)	(3)(8)(9) (10)	
	8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)	
	9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	
	10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)	
	11		(19)(20)	(13)(14)(15) (16)(17)(18)	
		Ph	ysical Reg	gister	
e	ax		P6		
e	CX		P1		
	rdi		P5		
r	dx		P4		
			34		

					•						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	ЬR	ROB
(1) (2)										
(3	3)(4)	(1) (2)									
(5	5)(6)	(3)(4)	(1) (2)								
(7	7)(8)	(5)(6)	(3)(4)	(1)				(2)			
(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
(11	1)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
(13	3)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
(1	5)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			(1)(2)(4)(5) (7)
(17	7)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			-(2)(4)(5)(7)
(19	9)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
	Phy	sical Rec	gister			Valid	Valu	ie In use		Valid	Value In us
(P6			P1	1		0	P6	1	1

P3

P4

P7

P8

P9

P10

0

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

					•						
	IF	ID	REN	Mï	M2	МЗ	M4	ALU	MUL	ЬR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11) (12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13											
14											
15											

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
	cmpq	%rdx, %rdi
15	jne	.L3

					7						
	F	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	BR	ROB
1 (1)	(2)										
2 (3)	(4)	(1) (2)									
3 (5)	(6)	(3)(4)	(1) (2)								
4 (7)	(8)	(5)(6)	(3)(4)	(1)				(2)			
5 (9)	(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6 (11)	(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7 (13)	(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8 (15)	(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9 (17)	(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10 (19)	(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13			(17)(18) (19)(20)		(16)			(13)		(15)	(11)(12)(14)
14											
15											


1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax → P9
14	cmpq	%rdx, %rdi
15	jne	.L3


					7						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	ЬR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(4)(5)</u> (7)
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13			(17)(18) (19)(20)		(16)			(13)		(15)	(11)(12)(14)
14						(16)		(17)			(13)(14)(15)
15											

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

					,						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	BR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13			(17)(18) (19)(20)		(16)			(13)		(15)	(11)(12) (14)
14						(16)		(17)			(13)(14)(15)
15							(16)	(19)			(17)
		30									

Through data flow graph analysis





BR




Assume the current PC is already at instruction (1) and this linked list
has only three nodes. This processor can fetch and issue 2
instructions per cycle, with exactly the same register renaming
hardware and pipeline as we showed previously.
Which of the following C state of the
code snippet determines the
performance?

```
A.do {
B.     number_of_nodes++;
C.     current = current->next;
D.} while ( current != NULL );
```



Dynamic instructions


		Dynamic	11131146110113
1	.L3:	movq	8(%rdi), %rdi
2		addl	\$1, %eax
3		testq	%rdi, %rdi
4		jne	.L3
5	.L3:	movq	8(%rdi), %rdi
6		addl	\$1, %eax
7		testq	%rdi, %rdi
8		jne	.L3
9	.L3:	movq	8(%rdi), %rdi
10		addl	\$1, %eax
11		testq	%rdi, %rdi
12		jne	.L3
13	.L3:	movq	8(%rdi), %rdi
14		addl	\$1, %eax
15		testq	%rdi, %rdi
16		jne	.L3 44





For the following C code and it's translation in x86,
 what's average CPI? Assume the current PC is already
 at instruction (1) and this linked list has thousands of
 nodes. This processor can fetch and issue 2 instructions
 per cycle, with exactly the same register renaming
 hardware and pipeline as we showed previously.

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL )
    A. 0.5
    B. 0.8
    C. 1.0
    D. 1.2
    E. 1.5
```



Performance determined by the critical path


4 cycles each iteration

4 instructions per iteration


$$CPI = \frac{4}{4} = 1$$

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );


① .L3:    movq    8(%rdi), %rdi
②    addl    $1, %eax
③    testq    %rdi, %rdi
④    jne    .L3
```



The pipelines of Modern Processors



Intel Alder Lake (E-Core)



Announcements

- Last reading quiz due this Wednesday before the lecture
- Assignment #4 is up due this Sunday

Computer Science & Engineering

142



