
Lab 3: Programming on Modern Processors

Hung-Wei Tseng

Know your Pokémon!

```
[2]: ! cse142 job run 'lscpu'
                                      ×86 64
     Architecture:
     CPU op-mode(s):
                                      32-bit, 64-bit
     Byte Order:
                                      Little Endian
     Address sizes:
                                      39 bits physical, 48 bits virtual
     CPU(s):
     On-line CPU(s) list:
                                      0 - 7
     Thread(s) per core:
     Core(s) per socket:
     Socket(s):
     NUMA node(s):
                                      GenuineIntel
     Vendor ID:
     CPU family:
     Model:
                                      151
     Model name:
                                      12th Gen Intel(R) Core(TM) i3-12100F
     Stepping:
     CPU MHz:
                                      4000.000
     CPU max MHz:
                                      5500.0000
     CPU min MHz:
                                      800,0000
     BogoMIPS:
                                      6604.80
     Virtualization:
                                      V⊤-x
                                      192 KiB
     Lld cache:
     L1i cache:
                                      128 KiB
                                      5 MiB
     L2 cache:
     L3 cache:
                                      12 MiB
     NUMA node@ CPU(s):
                                      0-7
     Vulnerability Itlb multihit:
                                      Not affected
     Vulnerability L1tf:
                                      Not affected
     Vulnerability Mds:
                                      Not affected
     Vulnerability Meltdown:
                                      Not affected
     Vulnerability Mmio stale data:
                                      Not affected
     Vulnerability Retbleed:
                                      Not affected
     Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via protl and seccomp
     Vulnerability Spectre v1:
                                      Mitigation; usercopy/swapgs barriers and __user pointer sanitization
     Vulnerability Spectre v2:
                                      Mitigation; Enhanced IBRS, IBPB conditional, RSB filling, PBRSB-eIBRS SW sequence
                                      Not affected
     Vulnerability Srbds:
                                      Not affected
     Vulnerability Tsx async abort:
                                      fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts a
     cpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1qb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_qood nopl x
     topology nonstop_tsc cpuid aperfmperf tsc known_freq pni pclmulgdq dtes64 monitor ds cpl vmx est tm2 ssse3 sdbq fma cx
     16 xtpr pdcm sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch
     cpuid_fault ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmil a
     vx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb intel_pt sha_ni xsaveopt xsavec xgetbv1 xsaves split_lock_d
     etect avx_vnni dtherm ida arat pln pts hwp_hwp_notify hwp_act_window hwp_epp hwp_pkg_req umip pku ospke waitpkg gfni v
     aes vpclmulgdg rdpid movdiri movdir64b fsrm md_clear serialize arch_lbr_flush_lld arch_capabilities
```

The Intel "Alder Lake" Architecture



https://ieeexplore.ieee.org/document/9747991

How can we use the processor efficiently?

Outline

- Compiler optimizations
- Code that can exploit instruction level parallelism

Let's start with a code snippet

```
// A function to implement bubble sort
void bubbleSort(int *arr, int n)
{
   int i, j;
   for (i = 0; i < n - 1; i++)
        // Last i elements are already
        // in place
        for (j = 0; j < n - i - 1; j++)
            if (arr[j] > arr[j + 1])
            swap(&arr[j], &arr[j + 1]);
}
```

Control flow graph

- A graph shows all possible route of executing a piece code
- A "directed" graph consists of basic blocks
- A basic block is a sequence of instructions that will always execute together
 - A sequence of instructions until we reach a "branch"

CFG example

```
void bubbleSort(int *arr, int n)
                                                          i = 0;
   int i, j;
   for (i = 0; i < n - 1; i++)
       // Last i elements are already
                                                     if (i < n - 1)
       // in place
       for (j = 0; j < n - i - 1; j++)
          if (arr[j] > arr[j + 1])
              swap(&arr[j], &arr[j + 1]);
                                          return;
                                                            = 0;
                                                    if(j < n - i - 1)
                                               if (arr[j] > arr[j + 1])
                                                                                       i++;
                                  swap(&arr[j], &arr[j + 1]);
                                                                            j++;
```

Translate from C to Assembly

- gcc: gcc [options] [src_file]
 - compile to binary
 - gcc -o foo foo.c
 - compile to assembly (assembly in foo.s)
 - gcc -S foo.c
 - compile with debugging message
 - gcc -g -S foo.c
 - optimization
 - gcc -On -S foo.c
 - n from 0 to 3 (0 is no optimization)

.globl _bubbleSort	## Begin function		
bubbleSort		movl $-20(%rbp)$, %edx	
.p2align 4, 0x90		addl \$1, %edx	
_bubbleSort:	## @bubbleSort	movslq %edx, %rdx	
.cfi_startproc		cmpl (%rcx,%rdx,4), %eax	
## %bb.0:		jle LBB1_6	
pushq %rbp		## %bb.5:	## in Loop:
.cfi_def_cfa_offset 16		Header=BB1_3 Depth=2	
.cfi_offset %rbp, -16		movq = -8(%rbp), $%rdi$	
movq %rsp, %rbp		movslq -20(%rbp), %rax	
.cfi_def_cfa_register %rbp		shlq \$2, %rax	
subq \$32, %rsp		addq %rax, %rdi	
movq %rdi, -8(%rbp)		movq -8(%rbp), %rsi	
movl %esi, -12(%rbp)		movl -20(%rbp), %eax	
movl \$0, -16(%rbp)	"" - T	addl \$1, %eax	
LBB1_1:	## =>This Loop Header:	cltq	
Depth=1	"" 01 ' 7 1 1 1	shlq \$2, %rax	
	## Child Loop BB1_3	addq %rax, %rsi	
Depth 2		callq _swap	
movl -16(%rbp), %eax		LBB1_6:	## in Loop:
movl $-12(%rbp)$, %ecx		Header=BB1_3 Depth=2	
subl \$1, %ecx		jmp LBB1_7	##
cmpl %ecx, %eax		LBB1_7:	## in Loop:
jge LBB1_10 ## %bb.2:	## in Loop:	Header=BB1_3 Depth=2	
	## in Loop:	movl —20(%rbp), %eax addl \$1, %eax	
Header=BB1_1 Depth=1 movl \$0, -20(%rbp)		movl %eax, -20(%rbp)	
LBB1_3:	## Parent Loop BB1_1	jmp LBB1_3	
Depth=1	## Falenc Loop Bbi_i	LBB1_8:	## in Loop:
Deb cu-T	## => This Inner Loop	Header=BB1 1 Depth=1	## III E00p.
Header: Depth=2	IIII — IIIII IIIICI LOOP	jmp LBB1_9	
movl -20(%rbp), %eax		LBB1_9:	## in Loop:
movl -12(%rbp), %ecx		Header=BB1 1 Depth=1	
subl -16(%rbp), %ecx		movl -16(%rbp), %eax	
subl \$1, %ecx		addl \$1, %eax	
cmpl %ecx, %eax		movl %eax, -16(%rbp)	
jge LBB1_8		jmp LBB1_1	
## %bb.4:	## in Loop:	LBB1_10:	
Header=BB1_3 Depth=2		addq \$32, %rsp	
movq -8(%rbp), $%rax$		popq %rbp	
movslq $-20(%rbp)$, %rcx		retq	
movl (%rax,%rcx,4), %eax		.cfi_endproc	
movq -8(%rbp), %rcx		10	

Take a look of the inner loop

```
for (j = 0; j < n - i - 1; j++)
          if (arr[j] > arr[j + 1])
              swap(\&arr[j], \&arr[j + 1]);
                  if(j < n - i - 1)
      LBB1_3
             if (arr[j] > arr[j + 1])
       bb.4:
  %bb.5
swap(&arr[j], &arr[j + 1]);
                                           j++;
                                  LBB1_7
```

```
## => This Inner Loop Header: Depth=2
                                 ## %eax = j
           -20(%rbp), %eax
           -12(%rbp), %ecx
                                 ##%ecx = n
   movl
                                 ## %ecx = %ecx - i
## %ecx = %ecx - 1
## if (result >= 0), go to LBB1_8:
## result = %ecx - %eax
           -16(%rbp), %ecx
    subl
    subl
           $1, %ecx
    cmpl
          %ecx, %eax
    jge LBB1 8
## %bb.4:
                                                  in Loop: Header=BB1 3 Depth=2
           -8(\%rbp), \%rax
   movq
   movslq -20(%rbp), %rcx
   movl
           (%rax,%rcx,4), %eax
           -8(\%rbp), \%rcx
   mova
           -20(%rbp), %edx
   movl
    addl
           $1, %edx
    movslq %edx, %rdx
          (%rcx,%rdx,4), %eax
   ile LBB1 6
## %bb.5:
                                                  in Loop: Header=BB1 3 Depth=2
           -8(%rbp), %rdi
   movq
   movslq -20(\%rbp), \%rax
           $2, %rax
    shlq
           %rax, %rdi
    addq
           -8(%rbp), %rsi
    movq
           -20(%rbp), %eax
   movl
    addl
           $1, %eax
    cltq
    shlq
           $2, %rax
    addq
           %rax, %rsi
    callq _swap
LBB1 6:
                                                  in Loop: Header=BB1 3 Depth=2
    jmp LBB1 7
LBB1_7:
                                                  in Loop: Header=BB1 3 Depth=2
           -20(%rbp), %eax
   movl
    addl
           $1, %eax
   movl
          %eax, -20(%rbp)
   jmp LBB1 3
```

Now, with -01

```
LBB1 7:
                                         in Loop: Header=BB1 2 Depth=1
                                    ## %r13d= i
          $1, %r13d
   addl
                                    ## %r12d= n-1
   addl
          $-1, %r12d
   cmpl
          %r15d, %r13d
   je LBB1_8
LBB1_2:
                                    ## =>This Loop Header: Depth=1
                                           Child Loop BB1 4 Depth 2
          %r12d, %r12d
   movl
                                    ## %ecx = i
          %r13d, %eax
   movl
                                    ## not \rightarrow 2's compliment of i (-i + 1)
   notl
          %eax
   addl
          -56(%rbp), %eax
                                    ## 456(%rbp) \ o n \ \ o \ \ o \ o n -i
   testl %eax, %eax
                                    ## if (result \geq 0), go to LBB1_7:
   jle LBB1_7
## %bb.3:
                                         in Loop: Header=BB1_2 Depth=1
          %r12, %r14
   mova
                                    ## 8-byte Reload
          -48(%rbp), %rbx
   movq
   jmp LBB1_4
   .p2align 4, 0x90
                                          in Loop: Header=BB1 4 Depth=2
LBB1_6:
          $4, %rbx
   addq
          $-1, %r14
   addq
   je LBB1 7
LBB1_4:
                                          Parent Loop BB1_2 Depth=1
                                     ## => This Inner Loop Header:
Depth=2
          -4(%rbx), %eax
   mov1
          (%rbx), %eax
   cmpl
   jle LBB1 6
## %bb.5:
                                          in Loop: Header=BB1 4 Depth=2
          -4(\%rbx), %rdi
   leaq
          %rbx, %rsi
   movq
   callq _swap
   jmp LBB1 6
```

```
## => This Inner Loop Header: Depth=2
          -20(%rbp), %eax
   movl
          -12(%rbp), %ecx
   movl
          -16(%rbp), %ecx
   subl
          $1, %ecx
   subl
   cmpl
          %ecx, %eax
   jge LBB1_8
## %bb.4:
                                               in Loop: Header=BB1 3 Depth=2
          -8(%rbp), %rax
   mova
   movslq -20(%rbp), %rcx
   movl
          (%rax,%rcx,4), %eax
          -8(%rbp), %rcx
   movq
          -20(%rbp), %edx
   movl
          $1, %edx
   addl
   movslq %edx, %rdx
          (%rcx,%rdx,4), %eax
   cmpl
   jle LBB1_6
## %bb.5:
                                               in Loop: Header=BB1 3 Depth=2
          -8(%rbp), %rdi
   movq
   movslq -20(\%rbp), \%rax
   shlq
          $2, %rax
          %rax, %rdi
   addq
          -8(%rbp), %rsi
   movq
   movl
          -20(%rbp), %eax
   addl
          $1, %eax
   cltq
          $2, %rax
   shlq
          %rax, %rsi
   addq
   callq
          _swap
LBB1 6:
                                               in Loop: Header=BB1 3 Depth=2
   jmp LBB1 7
LBB1_7:
                                               in Loop: Header=BB1 3 Depth=2
   movl
          -20(%rbp), %eax
          $1, %eax
   addl
          %eax, -20(%rbp)
   movl
   jmp LBB1_3
```

Optimization with -01

- Some variables are now in registers
- Leading to fewer memory accesses
- Load Effective Address (lea)
 - Reduce memory address calculations
- Strength Reduction use a simpler operation
 - notl v.s. two subs

Now, with -02

```
LBB1 16:
                                         in Loop: Header=BB1 11 Depth=2
          %edx, 4(%rdi,%rbx,4)
   movl
          %eax, 8(%rdi,%rbx,4)
   movl
LBB1_17:
                                         in Loop: Header=BB1 11 Depth=2
          %rcx, %rbx
   movq
          %rcx, %r14
   cmpq
   je LBB1_5
LBB1_11:
                                         Parent Loop BB1_2 Depth=1
                                    ## => This Inner Loop Header: Depth=2
          4(%rdi,%rbx,4), %ecx
   movl
   cmpl
          %ecx, %eax
   jle LBB1 12
                                         in Loop: Header=BB1 11 Depth=2
## %bb.13:
          %ecx, (%rdi,%rbx,4)
   movl
                                What's this?
          %eax, 4(%rdi,%rbx,4)
   movl
   jmp LBB1 14
   .p2align 4, 0x90
                                         in Loop: Header=BB1 11 Depth=2
LBB1_12:
          %ecx, %eax
   movl
                                         in Loop: Header=BB1_11 Depth=2
LBB1_14:
          2(%rbx), %rcx
   leaq
          8(%rdi,%rbx,4), %edx
   movl
   cmpl
          %edx, %eax
   jg LBB1_16
## %bb.15:
                                         in Loop: Header=BB1 11 Depth=2
   movl
         %edx, %eax
   jmp LBB1 17
```

```
LBB1_7:
                                       in Loop: Header=BB1_2 Dept
          $1, %r13d
   addl
          $-1, %r12d
   addl
   cmpl
          %r15d, %r13d
   je LBB1_8
LBB1 2:
                                  ## =>This Loop Header: Depth=1
                                         Child Loop BB1_4 Depth 2
          %r12d, %r12d
   movl
          %r13d, %eax
   movl
   notl
          %eax
   addl
          -56(%rbp), %eax
                                   ## 4-byte Folded Reload
   testl %eax, %eax
   ile LBB1 7
## %bb.3:
                                       in Loop: Header=BB1 2 Dept
         %r12, %r14
   movq
          -48(%rbp), %rbx
                                   ## 8-byte Reload
   movq
   jmp LBB1_4
   .p2align 4, 0x90
                                        in Loop: Header=BB1 4 Dep
LBB1_6:
          $4, %rbx
   addq
   addq
          $-1, %r14
   je LBB1_7
LBB1 4:
                                         Parent Loop BB1 2 Depth=1
                                   ## => This Inner Loop Header:
Depth=2
          -4(\%rbx), %eax
   movl
          (%rbx), %eax
   cmpl
   jle LBB1_6
## %bb.5:
                                        in Loop: Header=BB1 4 Dep
          -4(\%rbx), %rdi
   leaq
         %rbx, %rsi
   movq
   callq swap
```


jmp LBB1 6

-02

- Loop invariant code motion
- Constant propagation
- Function Inlining
- More you can find when you do your lab 2!

The Intel "Alder Lake" Architecture

Can we use 5
ALUs
concurrently?



Can we use 5
AGUs
concurrently?

https://ieeexplore.ieee.org/document/9747991

What are the characteristics of code with good ILP?

```
uint64_t* wide_1(uint64_t threads, uint64_t *
data, uint64_t size, uint64_t arg1, uint64_t
arg2, uint64_t arg3) {
    register uint64_t i =0;
    for(i = 0; i < size; i++) {
        i = i+1;
        i = return data;
}</pre>
```

```
uint64 t* wide 2(uint64 t threads,
uint64 t * data, uint64 t size, uint64 t
arg1, uint64 t arg2, uint64 t arg3) {
    register uint64 t a = 4;
    register uint64 t b = 4;
    register uint64 t c = 4;
    register uint64 t d= 4;
    register uint64 t e =4 ;
    register uint64 t f= size;
    for(register uint64 t i = 0; i <</pre>
size; i++) {
        i = i+1; a = a+1;
        i = i+1; a = a+1;
    data[0] = a + b + c + d + e + f;
    return data;
```

```
uint64 t* wide 5(uint64 t threads, uint64 t * data,
uint64 t size, uint64 t arg1, uint64 t arg2, uint64 t
arg3) {
    register uint64 t a = 4;
    register uint64 t b = 4;
    register uint64 t c = 4;
    register uint64 t d= 4;
    register uint64 t e =4 ;
    register uint64 t f= size;
    for(register uint64 t i = 0; i < size; i++) {</pre>
        i = i+1; a = a+1; b = b+1; d = d+1; e = e+1;
        i = i+1; a = a+1; b = b+1; d = d+1; e = e+1;
        i = i+1; a = a+1; b = b+1; d = d+1; e = e+1;
        i = i+1; a = a+1; b = b+1; d = d+1; e = e+1;
        i = i+1; a = a+1; b = b+1; d = d+1; e = e+1;
    data[0] = a + b + c + d + e + f;
    return data;
```

Branch is slow!

Can you eliminate all branches here?

```
do {
    // V: taken if false
    if((pid[i] \& 0x7) < 3)
          team[i]=YELLOW;
    else
         // X: taken if false
        if((pid[i] \& 0x7) == 3 | | (pid[i] \& 0x7) == 4)
          team[i]=BLUE;
        else
          // Y: taken if false
             if((pid[i] \& 0x7) == 5 | (pid[i] \& 0x7) == 6)
               team[i]=RED;
             else
              team[i]=ROCKET;
// Z: i < total number of students means taken</pre>
} while(++i<total number of students);</pre>
                                        20
```


Ideas?


Programming assignment

7-segment display

 You need to transform binaries to "signals"

Decimal	а	b	С	d	е	f	g	Signal
0	X	Χ	Χ	X	Χ	Χ		7E
1		Χ	Χ					30
2	X	Χ		X	Χ		X	6D
3	X	Χ	Χ	X			X	79
4		Χ	Χ			Χ	X	33
5	X		Χ	X		X	X	5B
6	X		Χ	X	Χ	Χ	X	5F
7	X	Χ	Χ					70
8	X	Χ	X	X	X	X	X	7F
9	X	Χ	Χ			X	X	73
-							X	1





What you're given...

- Data dependencies?
- Are branch necessary?

```
void __attribute__((optimize("04"))) seven_segConversion(char *r, int32_t n)
    // Base Case
    r[0] = 0 \times 0;
    if (n == 0) {
        return;
    if (n < 0) {
        r[0] = 0x1;
        n = (-1)*n;
    // To store the reverse of n
    // Reversing the digits
    int pos=10;
    while (n > 0) {
        switch (n % 10)
             case 1:
                 r[pos] = 0x30;
                 break;
             case 2:
                 r[pos] = 0x6D;
                 break;
             case 3:
                 r[pos] = 0x79;
                 break;
             case 4:
                 r[pos] = 0x33;
                 break;
             case 5:
                 r[pos] = 0x5B;
                 break;
             case 6:
                 r[pos] = 0x5F;
                 break;
             case 7:
                 r[pos] = 0x70;
                 break;
             case 8:
                 r[pos] = 0x7F;
                 break;
```

6366 01

Computer Science & Engineering

142



