
# Memory Hierarchy (2): The A, B, Cs of Caches

Hung-Wei Tseng

## von Neuman Architecture








### **Program**

0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3

00c2f000 8000000 00c2f800 80000008 00c30000 8000000

Storage

## Recap: Performance gap between Processor/Memory



Recap: Memory Hierarchy **Processor fastest Processor** < 1ns fastest Core L1\$ Registers L2\$ SRAM\$ a few ns L3 \$ larger **DRAM** tens of ns **CD2** TBs Storage us/ms larger

### How can a deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/ store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got a 2-level SRAM caches with
  - it's 1st-level one at latency of 0.5ns and can capture 90% of the desired data/instructions.
  - the 2nd-level at latency of 5 ns and can capture 60% of the desired data/instructions

We also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the

desired data/instructions.

what's the average CPI (pick the closest one)?

A. 6

B. 8

C. 10

D. 12

E. 67

$$CPI_{average} = 1 + 100\% \times [2 + (1 - 90\%) \times (20 + (1 - 60\%) \times 55] + 20\% \times [2 + (1 - 90\%) \times (20 + (1 - 60\%) \times 55)]$$
  
= 8.44 cycles

$$CPU \ cycle \ time = \frac{1}{4 \times 10^9} = 0.25ns$$

Each 
$$L1_{\$}$$
 access  $=\frac{0.5}{0.25}=2$  cycles

CPU

**DRAM** 

Each 
$$L2_{\$}$$
 access  $=\frac{5}{0.25}=20$  cycles

Each DRAM access = 
$$\frac{13.75}{0.25}$$
 = 55 cycles

# Code also has locality

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the


# Locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then PC + 4

# Most of time, your program is just visiting a very small amount of data/instructions within again agiven window

Data — the same data can be read/write many times

# Way-associative cache



# **Outline**

- The A, B, C, S of your cache
- Taxonomy/reasons of cache misses

## C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Cacheline)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



# Corollary of C = ABS

tag index offset 0b0000100000100100

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)

memory address:

- tag bits: address\_length lg(S) lg(B)
  - address\_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block\_size) % S = set index



- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

Which of the following is correct? C = ABS

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above

$$32KB = 4 * 64 * S$$

$$S = 128$$

offset = 
$$lg(64) = 6$$
 bits

$$index = Ig(128) = 7 bits$$

$$tag = 64 - lg(64) - lg(128) = 51 bits$$



# intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 32KB, 8-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct



# intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 32KB, 8-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?

$$C = ABS$$

$$32KB = 8 * 64 * S$$

$$S = 64$$


offset = 
$$\lg(64)$$
 = 6 bits

$$index = Ig(64) = 6 bits$$

$$tag = 64 - \lg(64) - \lg(64) = 52 bits$$

# Put everything all together: How cache interacts with CPU

# What happens when we read data



- Processor sends load request to L1-\$
  - if hit
    - return data
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process

# What happens when we write data



- Processor sends load request to L1-\$
  - if hit
    - return data set DIRTY
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

0xDEADBE EF

Write & Set dirty Write &Set dirty

write back

**L2**\$

write back fetch block 0 x ?a???BE **0**xDEADBE

**DRAM** 

# Simulate the cache!

# Simulate a direct-mapped cache

- Consider a direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob100000000, Ob100001000, Ob1000010000, Ob1000010100,
     Ob1100010000
    - $\bullet$  C = ABS
    - S=256/(16\*1)=16
    - lg(16) = 4 : 4 bits are used for the index
    - lg(16) = 4 : 4 bits are used for the byte offset
    - The tag is 64 (4 + 4) = 56 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 1000 0000

# Simulate a direct-mapped cache

	V	D	Tag	Data	tag	inde
0	1	0	0b10	r Architecture!	0h10	000
1	1	0	0b10	This is CSE142:	0b10	000
2	0	0			0b10	000
3	0	0				
4	0	0			0b10	000
5	0	0			0b10	000
6	0	0			ADTA	000
7	0	0			0b11	000
8	0	0				
9	0	0			0b10	000
10	0	0			0h10	000
11	0	0			0b10	000
12	0	0			0b10	000
13	0	0				
14	0	0			0b10	000
15	0	0				

		index	tag
miss	0000	0000	0b10
hit!	1000	0000	0b10
miss	0000	0001	0b10
hit!	0100	0001	0b10
miss	0000	0001	0b11
hit!	0000	0000	0b10
hit!	1000	0000	0b10
miss	0000	0001	0b10
hit!	0100	0001	0b10

# Simulate a 2-way cache

- Consider a 2-way cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob1000000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1000010100, Ob110001000
    - $\bullet$  C = ABS
    - S=256/(16\*2)=8
    - $8 = 2^3 : 3$  bits are used for the index
    - 16 = 2<sup>4</sup> : 4 bits are used for the byte offset
    - The tag is 64 (3 + 4) = 57 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 0001 0000

tag





# Simulate a 2-way cache

	V	D	Tag	Data	V	D	Tag	Data
0	1	0	0b10	r Architecture!	0	0		
1	1	0	0b10	This is CSE142:	1	0	0b11	Advanced Compute
2	0	0			0	0		
3	0	0			0	0		
4	0	0			0	0		
5	0	0			0	0		
6	0	0			0	0		
7	0	0			0	0		





- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



#### 100% miss rate!

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 128 offset = lg(64) = 6 \text{ bits} e[i] = (a[i] * b[i] + c[i])/d[i]; e[i] = (a[i], b[i], c[i], d[i], and then store to e[i]
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0x10000	0 <mark>b0001000</mark> 00000000000000	8x0	0x0	Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 000000000000000	0x10	0x0	Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 000000000000000	0x18	0x0	Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 000000000000000	0x20	0x0	Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 000000000000000	0x28	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]
	<u>:</u>	<u>:</u>	:	:		<u>:</u>
:						
	:			:		

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%




# intel Core i7

- D-L1 Cache configuration of intel Core i7
  - Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



## intel Core i7

• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 64 offset = lg(64) = 6 bits e[i] = (a[i] * b[i] + c[i])/d[i]; //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i]
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Miss	
d[0]	0x40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Miss	
a[1]	0x10008	0b <mark>00010000</mark> 0000000001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
	:	<u>:</u>	:	:		<u>:</u>
:					:	:

# intel Core i7 (cont.)

• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b0001000</mark> 0000000 <mark>111000</mark>	0x10	0x0	Hit	
b[7]	0x20038	0 <mark>b0010000</mark> 0000000 <mark>111000</mark>	0x20	0x0	Hit	
c[7]	0x30038	0 <mark>b0011000</mark> 0000000 <mark>111000</mark>	0x30	0x0	Hit	
d[7]	0x40038	0 <mark>b0100000</mark> 0000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0 <mark>b0101000</mark> 0000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0 <mark>b0001000</mark> 0000001000000	0x10	0x1	Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Miss	5 512
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Miss	$3 \times \frac{1}{8}$
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	$\frac{1}{5} = \frac{1}{2} = \frac{1}{2} = \frac{1}{2}$
b[9]	0x20048	0b0010000000001001000	0x20	0x1	Hit	$5 \times 512$ 8
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

Miss when the array index is a multiply of 8!

C = ABS

## Announcement

- Reading quiz due tomorrow before the lecture
  - Please do read the textbook before/while taking the quiz
  - We take the "average"
- Assignment #2 due the upcoming Sunday
  - Assignments SHOULD BE done/submitted individually if discussed with others, make sure their names on your submission
  - We will drop your least performing assignment as well
  - Check the website tonight for the template and questions
- No lab lecture today (only CSE142L lecture on Thursdays)
- Midterm next Monday will release a midterm review online only lecture by Friday

# Computer Science & Engineering

142



