

Data Hazards & Dynamic Instruction Scheduling

Hung-Wei Tseng

Recap: Pipelining



Recap: Pipelining




Recap: Three pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that

Recap: addressing hazards

- Structural hazards
 - Stall
 - Modify hardware design
- Control hazards
 - Stall
 - Static prediction
 - Dynamic prediction all "high-performance" processors nowadays have pretty decent branch predictors
 - Local bimodal
 - Global 2-level
 - Perceptron

The "current" pipeline



What will you do if you're waiting for someone else's response or outcome?

Ideas?

Outline

- Data hazards
 - Data forwarding
- SuperScalar
- Out-of-order, Dynamic instruction scheduling

Branch and programming

```
if(option)
    std::sort(data, data + arraySize);

for (unsigned i = 0; i < 100000; ++i) {
    int threshold = std::rand();
    for (unsigned i = 0; i < arraySize; ++i) {
        if (data[i] >= threshold)
            sum ++;
    }
}
```

SELECT count(*) FROM TABLE WHERE val < A and val >= B;



- Why the performance is better when option is not "0"
 - 1 The amount of dynamic instructions needs to execute is a lot smaller
 - ② The amount of branch instructions to execute is smaller
 - The amount of branch mis-predictions is smaller
 - The amount of data accesses is smaller





- Why the performance is better when option is not "0"
 - 1 The amount of dynamic instructions needs to execute is a lot smaller
 - ② The amount of branch instructions to execute is smaller
 - The amount of branch mis-predictions is smaller
 - The amount of data accesses is smaller





- Why the performance is better when option is not "0"
 - 1 The amount of dynamic instructions needs to execute is a lot smaller
 - ② The amount of branch instructions to execute is smaller
 - The amount of branch mis-predictions is smaller
 - The amount of data accesses is smaller

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

	Without sorting	With sorting
The prediction accuracy of X before threshold	50%	100%
The prediction accuracy of X after threshold	50%	100%

Demo revisited: evaluating the cost of mis-predicted branches

- Compare the number of mis-predictions
- Calculate the difference of cycles
- We can get the "average CPI" of a mis-prediction!

34 cycles!!!

Data hazards

Data hazards

- An instruction currently in the pipeline cannot receive the "logically" correct value for execution
- Data dependencies
 - The output of an instruction is the input of a later instruction
 - May result in data hazard if the later instruction that consumes the result is still in the pipeline



How many data dependencies do we have?

How many pairs of data dependences are there in the following x86 instructions?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

```
int temp = *a;
*a = *b;
*b = temp;
```

```
A. 1
```


B. 2

C. 3

D. 4

E. 5







How many data dependencies do we have?

How many pairs of data dependences are there in the following x86 instructions?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

A. 1


B. 2

C. 3

D. 4

E. 5





How many dependencies do we have?

int temp = *a;

*a = *b;

*b = temp;

How many pairs of data dependences are there in the following x86 instructions?

```
(%rdi), %eax
movl
         (%rsi), %edx
movl
        %edx (%rdi)
movl
        %eax, (%rsi)
movl
 A. 1
 C. 3
 D. 4
 E. 5
```



How many data dependencies do we have?

How many pairs of data dependences are there in the following x86 instructions?

```
movl (%rdi), %eax
xorl (%rsi), %eax
movl %eax, (%rdi)
xorl (%rsi), %eax
movl %eax, (%rsi)
xorl %eax, (%rdi)
```

```
*a ^= *b;
*b ^= *a;
*a ^= *b;
```

A. 1


B. 2

C. 3

D. 4

E. 5







How many data dependencies do we have?


How many pairs of data dependences are there in the following x86 instructions?

```
movl (%rdi), %eax
xorl (%rsi), %eax
movl %eax, (%rdi)
xorl (%rsi), %eax
movl %eax, (%rsi)
xorl %eax, (%rdi)
```

```
*a ^= *b;
*b ^= *a;
*a ^= *b;
```

- A. 1
- B. 2
- C. 3
- D. 4
- E. 5





How many dependencies do we have?

How many pairs of data dependences are there in the following x86 instructions?

```
movl
         (%rdi), %eax
         (%rsi), %eax
xorl
        %eax, (%rdi)
movl
         (%rsi), %eax
xorl
        %eax, (%rsi)
movl
xorl
 A. 1
 B. 2
 C. 3
 D. 4
```

```
*a ^= *b;
*b ^= *a;
*a ^= *b;
```



Data hazards?

• How many pairs of data dependences in the following x86 instructions will result in data hazards if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

A. 0


B. 1

C. 2

D. 3

E. 4








Data hazards?

• How many pairs of data dependences in the following x86 instructions will result in data hazards if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4





Data hazards?


• How many pairs of data dependences in the following x86 instructions will result in data hazards if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
(%rdi), %eax
movl
                                M1
                                    M2
                                        M3
                                                WB
                                            M4
         (%rsi), %edx
movl
                             IF
                                                M4
                                                    WB
                                ID
         %edx, (%rdi)
                                           M2 M3
                                 IF.
                                                    M4
movl
                                                M2
                                                    M3
         %eax, (%rsi)
movl
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4

Data hazards

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```



%edx does not have our desired value

Solution 1: Let's try "stall" again

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

we have the value for %edx already! Why another cycle?

```
(%rdi),
                                              M3
                                                  M4
                                                      WB
movl
                    %eax
                                     M1
                                                           WB
                                              M2
                                                  M3
          (%rsi), %edx
                                         M1
movl
                                      IF
                                              ID
                                                   ID
                                                       ID
                                                           M1
                                                               M2
                                                                    M3
          %edx, (%rdi)
                                          ID
                                                                        M4
movl
                                          IF
                                               IF
                                                   IF
                                                       IF
                                                            ID
                                                               M1
                                                                    M2
                                                                        M3
                                                                            M4
          %eax, (%rsi)
movl
                                          3 additional cycles
```

Solution 1: Let's try "stall" again

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```


we have the value for %edx already!
Why another cycle?

	IF	ID	ALU/BR/M1	M2	M3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)				(2)	(1)
8	(4)	(3)					(2)
9		(4)	(3)				
10			(4)	(3)			
11				(4)	(3)		
12					(4)	(3)	
13						(4)	(3)
14							(4)

Solution 2: Data forwarding

 Add logics/wires to forward the desired values to the demanding instructions

Data "forwarding"






How many data dependencies are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4








How many data dependencies are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4





How many data dependencies are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl
          (%rdi), %eax
                                        M2
                                    M1
                                             M3
                                                 M4
                                                      WB
          (%rsi), %edx
                                                          WB
movl
                                IF.
                                             M2
                                                 M3
                                                      M4
                                    ID
                                        M1
          %edx (%rdi)
                                                     M1
                                                          M2
                                                               M3
movl
                                                                   M4
                                                                       WB
                                     IF
                                         ID
                                             ID
                                                  ID
          %eax, (%rsi)
                                         IF
                                              IF.
                                                               M2
                                                                            WB
                                                  IF
                                                      ID
                                                          M1
movl
                                                                   M3
                                                                       M4
```

2 additional cycles

```
int temp = *a;
*a = *b;
*b = temp;
```

A. 0 B. 1 C. 2 D. 3 E. 4

Solution 2: Data forwarding

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```

	IF	ID	ALU/BR/M1	M2	М3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)	data fo	rwa	rding_	(2)	(1)
8		(4)	(3)				(2)
9			(4)	(3)			
10				(4)	(3)		
11					(4)	(3)	
12						(4)	(3)
13							(4)
14							




How many of data hazards w/ Data Forwarding?

• How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

```
① movl (%rdi), %eax
② xorl (%rsi), %eax
③ movl %eax, (%rdi)
④ xorl (%rsi), %eax
⑤ movl %eax, (%rsi)
⑥ xorl %eax, (%rdi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4








How many of data hazards w/ Data Forwarding?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

```
① movl (%rdi), %eax
② xorl (%rsi), %eax
③ movl %eax, (%rdi)
④ xorl (%rsi), %eax
⑤ movl %eax, (%rsi)
⑥ xorl %eax, (%rdi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4





How many of data hazards w/ Data Forwarding?

• How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

① movl ② xorl ③ movl ④ xorl ⑤ movl ⑥ xorl	<pre>(%rdi), %eax (%rsi), %eax %eax, (%rdi) (%rsi), %eax %eax, (%rsi) %eax, (%rdi)</pre>
A. 0 B. 1 C. 2 D. 3	

an	an xori take 4 cycles?									
	IF	ID	ALU/BR/M1	M2	М3	M4/XORL	WB			
1	(1)									
2	(2)	(1)								
3	(3)	(2)	(1)							
4	(3)	(2)		(1)						
5	(3)	(2)			(1)					
6	(3)	(2)				(1)				
7	(4)	(3)	(2)				(1)			
8	(4)	(3)		(2)						
9	(4)	(3)			(2)					
10	(4)	(3)				(2)				
11	(5)	(4)	(3)				(2)			
12	(6)	(5)	(4)	(3)						
13	(6)	(5)		(4)	(3)					
14	(6)	(5)			(4)	(3)				
15	(6)	(5)				(4)	(3)			
16		(6)	(5)				(4)			
17			(6)	(5)						
18				(6)	(5)					
19					(6)	(5)				
20						(6)	(5)			
21							(6)			
22										

Another code example

```
for(i = 0; i < count; i++) {
    s += a[i];
.L3:
                 (%rdi), %ecx
        movl
1
                %ecx, %eax
        addl
2
        addq
                 $4, %rdi
3
                %rdx, %rdi
4
        cmpq
        jne
                 .L3
(5)
        ret
```

	IF	ID	ALU/BR/M1	M2	М3	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)		(1)			
5	(3)	(2)			(1)		
6	(3)	(2)				(1)	
7	(4)	(3)	(2)				(1)
8	(5)	(4)	(3)	(2)			
9		(5)	(4)	(3)	(2)		
10			(5)	(4)	(3)	(2)	
11				(5)	(4)	(3)	(2)
12					(5)	(4)	(3)
13						(5)	(4)




The effect of code optimization

 By reordering which pair of the following instruction stream can we eliminate all stalls without affecting the correctness of the code?

```
① movl (%rdi), %ecx
```

E. None of the pairs can be reordered








The effect of code optimization

 By reordering which pair of the following instruction stream can we eliminate all stalls without affecting the correctness of the code?

```
① movl (%rdi), %ecx
```

E. None of the pairs can be reordered





The effect of code optimization

 By reordering which pair of the following instruction stream can we eliminate all stalls without affecting the correctness of the code?

```
① movl (%rdi), %ecx
② addl %ecx, %eax
③ addq $4, %rdi
④ cmpq %rdx, %rdi
⑤ jne .L3
⑥ ret
A. (1) & (2)
B. (2) & (3)
```

- C. (3) & (4)D. (4) & (5)
- E. None of the pairs can be reordered

Compiler optimization

```
for(i = 0; i < count; i++) {
    s += a[i];
           (%rdi), %ecx
  movl
  addq
           $4, %rdi
  addl
           %ecx, %eax
           %rdx, %rdi
  cmpq
  jne
           . L3
  ret
```

.L3:

1

2

3

	IF	ID	ALU/BR/M1	M2	МЗ	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)	(2)	(1)			
5	(3)	(2)		(2)	(1)		
6	(4)	(2)			(2)	(1)	
7	(5)	(4)	(3)			(2)	(1)
8		(5)	(4)	(3)			(2)
9			(5)	(4)	(3)		
10				(5)	(4)	(3)	
11					(5)	(4)	(3)
12						(5)	(4)
13							(5)

Compiler optimization

```
for(i = 0; i < count; i++) {
    s += a[i];
           (%rdi), %ecx
  movl
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
  cmpq
           .L3
  jne
  ret
```

.L3:

1

2


3

4

(5)


6

addq is not depending on movl and ALU is free! can we execute them together?




If CPI==1 the limitation?


Data "forwarding"



Data "forwarding"



Super Scalar



Super Scalar

Superscalar

- Since we have many functional units now, we should fetch/decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - Fetch width: how many instructions can the processor fetch/decode each cycle
 - Issue width: how many instructions can the processor issue each cycle
- The theoretical CPI should now be

1

min(issue width, fetch width, decode width)

Superscalar: fetch/issue width == 2, theoretical CPI = 0.5

```
for(i = 0; i < count; i++) {
    s += a[i];
}</pre>
```

.L3:
① movl (%rdi), %ecx
② addq \$4, %rdi
③ addl %ecx, %eax
④ cmpq %rdx, %rdi
⑤ jne .L3

ret

	IF	ID	M1/ALU/BR	M2	M3	M4	WB
1	(1) (2)				Every		we ne
2	(3)(4)	(1) (2)		1	or (4)	is rea	ady he
3	(5)	(3)(4)	(1)(2)		/WI	ny car	n't we
4	(5)	(3)(4)		(1)(2)	e	xecut	e it?
5	(5)	(3)(4)			(1)(2)		
6	(5)	(3)(4)				(1)(2)	
7		(5)	(3)(4)				(1)(2)
8			(5)	(3)(4)			
9				(5)	(3)(4)		
10					(5)	(3)(4)	
11						(5)	(3)(4)
12							(5)

If we loop many times (assume perfect predictor)

1	movl	(%rdi), %e	CX		IF	ID	M1/ALU/BR	M2 F	vekkit	hiMêrv	ve ^W ffee
2	addq	\$4, %rdi		1	(1) (2)						dy here
3	addl	%ecx, %eax		2	(3)(4)	(1) (2)					
4		%rdx, %rdi		3	(5)(6)	(3)(4)	(1)(2)			y can	
	cmpq	•		4	(5)(6)	(3)(4)	7	(1)(2)	ех	ecute	e it?
5	jne	.L3		5	(5)(6)	(3)(4)			(1)(2)		
6	movl	(%rdi), %e	CX	6	(5)(6)	(3)(4)				(1)(2)	
7	addq	\$4, %rdi		7	(7)(8)	(5)(6)	(3)(4)				(1)(2)
8	addl	%ecx, %eax		8	(9)(10)	(7)(8)	(5)(6)	(3)(4)			
		•		9	(9)(10)	(8)	(7)	(5)(6)	(3)(4)		
_	cmpq	%rdx, %rdi		10	(9)(10)	(8)	1	(7)	(5)(6)	(3)(4)	
10	jne	.L3		11	(9)(10)	(5)			(7)	(5)(6)	(3)(4)
(11)	movl	(%rdi), %e	CX	12	(11)(12)	(9)(10)	(8)			(7)	(5)(6)
_	addq	\$4, %rdi			(11)(12)	(10)	(9)	(8)			(7)
_	•	•	Wh	y ca	an't I sta	(11) (12)	(10)	(9)	(8)		
(13)	addl	%ecx, %eax	load		(6) & (1		(11) (12)	(10)	(9)	(8)	
14	cmpq	%rdx, %rdi	1044	9				(11)(12)	(10)	(9)	(8)
(15)	ine	.L3							(11)	(10)	(9)

66

Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instruction
 - Compiler cannot predict branches
 - Compiler does not know if cache has the data/instructions

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Dynamic instruction scheduling/ Out-of-order (OoO) execution

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Scheduling instructions: based on data dependencies

 Draw the data dependency graph, put an arrow if an instruction depends on the other.

```
(%rdi), %ecx
① movl
        $4, %rdi
② addq
3 addl
          %ecx, %eax
          %rdx, %rdi
(4) cmpq
⑤ jne
       .L3

    movl (%rdi), %ecx


        $4, %rdi
② addq

    addl %ecx, %eax

          %rdx, %rdi

    cmpq

10 jne
          .L3
```



- In theory, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies can never be reordered



If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
① movl
          $4, %rdi
② addq
3 addl
         %ecx, %eax
          %rdx, %rdi
@ cmpq
⑤ jne
          .L3

    movl (%rdi), %ecx

② addq
        $4, %rdi

® addl
         %ecx, %eax
          %rdx, %rdi


    cmpq

10 jne
          .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?

- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)







If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
① movl
          $4, %rdi
② addq
3 addl
         %ecx, %eax
          %rdx, %rdi
@ cmpq
⑤ jne
          .L3

    movl (%rdi), %ecx

② addq
        $4, %rdi

® addl
         %ecx, %eax
          %rdx, %rdi


    cmpq

10 jne
          .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?

- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)





If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
1 movl
        $4, %rdi
② addq
3 addl
        %ecx, %eax
                            Can we use "branch
        %rdx, %rdi
@ cmpq
© jne
        .L3
                         prediction" to predict the

    movl (%rdi), %ecx

       $4, %rdi
② addq
                      future and reorder instructions

  addl
        %ecx, %eax
        %rdx, %rdi

    cmpq

                             across the branch?
10 jne
         .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?


- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)

False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1




False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1




Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instructions
- Compilers are limited by the registers an ISA provides

Recap: False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier one

We need to give each



(%rdi), %ecx

What if we can use more registers...

```
(%rdi), %ecx
          (%rdi), %ecx
① movl
                               ① movl
                                          $4, %rdi, %t0
② addq
          $4, %rdi
                               ② addq
3 addl
          %ecx, %eax
                               3 addl
                                          %ecx, %eax, %t1
          %rdx, %rdi
                                          %rdx, %t0
@ cmpq
                               @ cmpq
⑤ jne
                               ⑤ jne
          .L3
                                         .L3
                                          (%t0), %t2
          (%rdi), %ecx

    movl

  movl

g addg
          $4, %rdi
                               ② addq
                                          $4, %t0, %t3
          %ecx, %eax

  addl

  addl
                                          %t1, %t2, %t4
          %rdx, %rdi
                                          %rdx, %t3

    cmpq

© cmpq
10 jne
          .L3
                               10 jne
                                          .L3
```

All false dependencies are gone!!!


Register renaming + speculative execution

K. C. Yeager, "The Mips R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996.

Speculative Execution

- Exceptions (e.g. divided by 0, page fault) may occur anytime
 - A later instruction cannot write back its own result otherwise the architectural states won't be correct
- Hardware can schedule instruction across branch instructions with the help of branch prediction
 - Fetch instructions according to the branch prediction
 - However, branch predictor can never be perfect
- Execute instructions across branches
 - Speculative execution: execute an instruction before the processor know if we need to execute or not
 - Execute an instruction all operands are ready (the values of depending physical registers are generated)
 - Store results in reorder buffer before the processor knows if the instruction is going to be executed or not.

Register renaming



85

ecx

rdi

rdx

In use

P8

P9

P10

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15)	jne	.L3


		Z-155U	ie. Offig	2 01 —	uieii ,	i Ga lli	iavei				Saille
	IF	ID	REN	Mi	M2	M3	M4	ALU N	MUL	ЬR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4											
5											
6											
7											
8											
9											
10											
11											
	Phy	ysical Rec	gister			Valid	Value	e In use		Valid	Value
eax					P1				P6		

P2

P3

P4


P5



					7						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	BR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4		(5)(6)	(3)(4)	(1)				(2)			
5											
6											
7											
8											
9											
10											
11											

	Physical Register
eax	
есх	P1
rdi	P2
rdx	
	86

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3				P8			
Р4				P9			
P5				P10			



					_		•			
	IF	ID	REN	Mi	M2	M3	M4	ALU	MUL	ЬR
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)		
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)		
6							(4) is	now	
7							_	_	g be	
8									3)!	
9									• •	
10										
11										
	Phy	sical Reg	gister			Valid	Value	e In us	е	Valid
eax					P1	0		1	P6	
есх		P1			P2	1		1	P7	

	Physical Register
eax	
есх	P1
rdi	P2
rdx	P4
	87

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5				P10			

ROB

(2)

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15	jne	.L3

		IF	ID	REN	Mi	M2	М3	M4	ALU	MUL
	1	(1) (2)								
	2	(3)(4)	(1) (2)							
	3	(5)(6)	(3)(4)	(1) (2)						
	4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)	
	5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)	
	6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)			
	7									
	8									
	9									
	10									
	11									
		Dby	reigal Pac	ictor			Valid	l Val	uo la u	20

	Physical Register
eax	P6
есх	P1
rdi	P5
rdx	P4
	88

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

ROB

(2)

(2)(4)

(5)

(2)

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
(5)	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx
12	addq	\$4, %rdi
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
15	jne	.L3

	IF	ID	REN	Mi				
1	(1) (2)							
2	(3)(4)	(1) (2)						
3	(5)(6)	(3)(4)	(1) (2)					
4	(7)(8)	(5)(6)	(3)(4)	(1)				
5	(9)(10)	(7)(8)	(3)(5)(6)					
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)				
7	(13)(14)	(11)(12)	(3)(8)(9) (10)					
8								
9								
10								
11								
	Physical Register							
eax		P6						

9)(10) (7)(8) (3)(5)(6)		(1)			(4)			(2	(.)
11)(12) (9)(10) (3)(7)(8)	(6)		(1)				(5)	(2)((4)
13)(14) (11)(12) ⁽³⁾⁽⁸⁾⁽⁹⁾		(6)		(1)	(7)			(2)(4	.)(5)
Physical Register			Valid	Value	In use		Valid	Value	In use
P6		P1	0		1	P6	0		1
D1		D2	1		1	D7			

	Physical Register
eax	P6
есх	P1
rdi	P5
rdx	P4
	89

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

ROB

(1)

(6)

(1)

(6)

(1)

(2)

(4)

(7)

(3)

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
3	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	$(%rdi), %ecx \rightarrow P7$
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax
14	cmpq	%rdx, %rdi
\sim	_	

.L3

jne

	IF	ID	REN	M
1	(1) (2)			
2	(3)(4)	(1) (2)		
3	(5)(6)	(3)(4)	(1) (2)	
4	(7)(8)	(5)(6)	(3)(4)	(1)
5	(9)(10)	(7)(8)	(3)(5)(6)	
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)	
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)	
9				
10				
11				
	Phy	rsical Rec	uietor	

Physical Register							
eax	Р6						
есх	P7						
rdi	P8						
rdx	P4						
	90						

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7	0		1
Р3	0		1	P8	0		1
P4	0		1	P9			
P5	1		1	P10			

ROB

(2)

(2)(4)

(2)(4)(5)

(1)(2)(4)(5)

(5)

1	movl	$(%rdi), %ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax → p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	$(%rdi), %ecx \rightarrow P4$
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), $%ecx$ → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

	IF	ID	REN	Mi
1	(1) (2)			
2	(3)(4)	(1) (2)		
3	(5)(6)	(3)(4)	(1) (2)	
4	(7)(8)	(5)(6)	(3)(4)	(1)
5	(9)(10)	(7)(8)	(3)(5)(6)	
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)
7	(13)(14)	(11) (12)	(3)(8)(9) (10)	
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)	
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)
10				
11				

(1)				(2)				
	(1)			(4)				(2)
(6)		(1)					(5)	(2)(4)
	(6)		(1)	(7)				(2)(4)(5)
		(6)		(3)				(1)(2)(4)(5) (7)
(11)			(6)	(9)				(3)(4)(5)(7)
	(6)	(1) (6) (6)	(1) (6) (1) (6) (6)	(1) (6) (1) (6) (1) (6) (6)	(1) (4) (6) (1) (6) (1) (7) (6) (3)	(1) (4) (6) (1) (6) (1) (7) (6) (3)	(1) (4) (6) (1) (6) (1) (7) (6) (3)	(1) (4) (6) (1) (5) (6) (1) (7) (6) (3)

ROB

Physical Register									
eax	P9								
есх	P7								
rdi	P8								
rdx	P4								
	91								

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	0		1
P2	1		0	P7	0		1
Р3	1		1	P8	0		1
P4	0		1	P9	0		1
P5	1		1	P10			

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
	•	

.L3

jne

				•
	IF	ID	REN	I
1	(1) (2)			
2	(3)(4)	(1) (2)		
3	(5)(6)	(3)(4)	(1) (2)	
4	(7)(8)	(5)(6)	(3)(4)	(
5	(9)(10)	(7)(8)	(3)(5)(6)	
6	(11)(12)	(9)(10)	(3)(7)(8)	(
7	(13)(14)	(11)(12)	(3)(8)(9) (10)	
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)	
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)	
11				
	Phy	sical Reg	jister	

	Mi	M2	М3	M4	ALU	MUL	BR	ROB
)								
)	(1)				(2)			
3)		(1)			(4)			(2)
3)	(6)		(1)				(5)	(2)(4)
9)		(6)		(1)	(7)			(2)(4)(5)
O))			(6)		(3)			(1)(2)(4)(5) (7)
2)	(11)			(6)	(9)			-(2)(4)(5)(7)
4)		(11)			(8)		(10)	(6)(7)(9)

	Physical Register
eax	P9
есх	P7
rdi	P8
rdx	P4
	92

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	0		1
P2	1		0	P7	0		1
Р3	1		0	P8	0		1
P4	0		1	P9	0		1
P5	1		1	P10	0		1

1	movl	(%rdi), $%ecx \rightarrow P1$
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
(5)	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → p7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

	IF	ID	REN				
1	(1) (2)						
2	(3)(4)	(1) (2)					
3	(5)(6)	(3)(4)	(1) (2)				
4	(7)(8)	(5)(6)	(3)(4)				
5	(9)(10)	(7)(8)	(3)(5)(6)				
6	(11)(12)	(9)(10)	(3)(7)(8)				
7	(13)(14)	(11)(12)	(3)(8)(9) (10)				
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)				
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)				
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)				
11		(19)(20)	(13)(14)(15) (16)(17)(18)				
	Phy	rsical Reg	ister				
eax		P6					
есх		P1					
rdi		P5					
rdx		P4					

93

IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	ЬR	ROB
(1) (2)										
(3)(4)	(1) (2)									
(5)(6)	(3)(4)	(1) (2)								
(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			(1)(2)(4)(5) (7)
(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			-(2)(4)(5)(7)
(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
	(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
Phy	rsical Reg	gister			Valid	Valu	ie In us	se	Valid	Value In us

P3

P4

P6

P7

P8

P9

P10

0

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
$\boxed{1}$	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
	cmpq	%rdx, %rdi
15	jne	.L3

					7						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	ЬR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12	2		(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13											
14											
15	5										

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → p7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

					7						
	F	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	BR	ROB
1 (1)	(2)										
2 (3)	(4)	(1) (2)									
3 (5)	(6)	(3)(4)	(1) (2)								
4 (7)	(8)	(5)(6)	(3)(4)	(1)				(2)			
5 (9)	(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6 (11)	(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7 (13)	(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8 (15)	(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9 (17)	(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10 (19)	(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13			(17)(18) (19)(20)		(16)			(13)		(15)	(11)(12)(14)
14											
15											


1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3


					7						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	ЬR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13			(17)(18) (19)(20)		(16)			(13)		(15)	(11)(12) (14)
14						(16)		(17)			(13)(14)(15)
15											

1	movl	(%rdi), %ecx → P1
2	addq	\$4, %rdi→ P2
3	addl	%ecx, %eax→ p3
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx → P4
7	addq	\$4, %rdi → P5
8	addl	%ecx, %eax → P6
9	cmpq	%rdx, %rdi
10	jne	.L3
11	movl	(%rdi), %ecx → P7
12	addq	\$4, %rdi → P8
13	addl	%ecx, %eax <mark>→ P9</mark>
14	cmpq	%rdx, %rdi
15	jne	.L3

					•						
	IF	ID	REN	Mi	M2	МЗ	M4	ALU	MUL	BR	ROB
1	(1) (2)										
2	(3)(4)	(1) (2)									
3	(5)(6)	(3)(4)	(1) (2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9) (10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10) (11)(12)			(6)		(3)			<u>(1)(2)(</u> 4)(5) (7)
9	(17)(18)	(15)(16)	(8)(10)(12) (13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14) (15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15) (16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18) (19)(20)	(16)			(11)	(14)			(12)
13			(17)(18) (19)(20)		(16)			(13)		(15)	(11)(12) (14)
14						(16)		(17)			(13)(14)(15)
15							(16)	(19)			(17)
		9/									

Through data flow graph analysis






BR



Assume the current PC is already at instruction (1) and this linked list
has only three nodes. This processor can fetch and issue 2
instructions per cycle, with exactly the same register renaming
hardware and pipeline as we showed previously.
Which of the following C state of the
code snippet determines the
performance?

```
A.do {
B.     number_of_nodes++;
C.     current = current->next;
D.} while ( current != NULL );
```








 Assume the current PC is already at instruction (1) and this linked list has only three nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.
 Which of the following C state of the code snippet determines the performance?


```
A.do {
B.     number_of_nodes++;
C.     current = current->next;
D.} while ( current != NULL );
```





Dynamic instructions


		Dynamic	11134146410113
1	.L3:	movq	8(%rdi), %rdi
2		addl	\$1, %eax
3		testq	%rdi, %rdi
4		jne	.L3
5	.L3:	movq	8(%rdi), %rdi
6		addl	\$1, %eax
7		testq	%rdi, %rdi
8		jne	.L3
9	.L3:	movq	8(%rdi), %rdi
10		addl	\$1, %eax
11		testq	%rdi, %rdi
12		jne	.L3
13	.L3:	movq	8(%rdi), %rdi
14		addl	\$1, %eax
15		testq	%rdi, %rdi
16		jne	. L3






For the following C code and it's translation in x86,
 what's average CPI? Assume the current PC is already
 at instruction (1) and this linked list has thousands of
 nodes. This processor can fetch and issue 2 instructions
 per cycle, with exactly the same register renaming
 hardware and pipeline as we showed previously.

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL )
    A. 0.5
    B. 0.8
    C. 1.0
    D. 1.2
    E. 1.5
```









For the following C code and it's translation in x86,
 what's average CPI? Assume the current PC is already
 at instruction (1) and this linked list has thousands of
 nodes. This processor can fetch and issue 2 instructions
 per cycle, with exactly the same register renaming
 hardware and pipeline as we showed previously.

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL )
    A. 0.5
    B. 0.8
    C. 1.0
    D. 1.2
    E. 1.5
```





Performance determined by the critical path


4 cycles each iteration

4 instructions per iteration

$$CPI = \frac{4}{4} = 1$$

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );

① .L3:    movq    8(%rdi), %rdi
②    addl    $1, %eax
③    testq    %rdi, %rdi
④    jne    .L3
```




The pipelines of Modern Processors

Intel Skylake 4-issue memory pipeline LSD Predecode Inst Q Decoders 32-Kbyte L1 I-cache micro-op 6 micro-op cache queue Branch prediction unit 4 4-issue integer pipeline Recorder Store Load Allocate/rename/retire buffer buffer buffer In-order 000 Scheduler Port 0 Port 1 Port 5 Port 6 Port 2 Port 7 Port 4 Port 3 ALU AĽU ALU Store data Load/STA Load/STA STA Shift LEA Shift LEA JMP 1 JMP 2 MUL oad data **FMA FMA** Memory control oad data 3 **ALU** ALU ALU Shift Shift Shuffle DIV 256-Kbyte L2 cache Fill 32-Kbyte L1 D-cáche buffers

Figure 4. Skylake core block diagram.

Intel Alder Lake MinCPI = -7-issue memory pipeline 5-issue ALU pipeline MinINTInst. CPI = -New I-TLB + I-Cache Predict Performance MSROM µop Cache Decode DOD Queue $\times 86 \, \text{Core}$ MinMEMInst. CPI = -Allocate / Rename / Move Elimination / Zero Idiom A Step Function in CPU Architecture Performance For the Next Decade of Compute MinBRInst.CPI = -A significant IPC boost at high power efficiency ALU ALU ALU ALU AGU Wider Deeper Smarter LEA LEA LEA LEA Store Data Shift Load STA Load STA **JMP** IDIV Better supports large data set and large code footprint applications 48KB Data Cache **FMA** FMA52 ALU ALU Enhanced power management improves frequency and power **XMA** 1.25MB/2MB ML Cache Machine Learning Technology: Intel® AMX – Tile Multiplication FADD FADD All in a tailored scalable architecture to serve the full range of Laptops to Desktops to Data Centers intel. Architecture Day 2021 50

Project the performance of this code on Alder Lake



Summary: Characteristics of modern processor architectures

- Multiple-issue pipelines with multiple functional units available
 - Multiple ALUs
 - Multiple Load/store units
 - Dynamic OoO scheduling to reorder instructions whenever possible
- Cache very high hit rate if your code has good locality
 - Very matured data/instruction prefetcher
- Branch predictors very high accuracy if your code is predictable
 - Perceptron
 - Variable history predictors



Announcements

- Tips for answering examine question (or more importantly, technical interviews)
 - Be precise pulling everything you know simply shows you don't really understanding what the question is asking
 - Important things go first interviewers and graders lose patience very quick, you need to give a summary or conclusion before going into detail
 - We cannot read your mind. Explaining your thoughts after the examine (e.g., regrading requests) or interview (e.g., through follow-up) **does not** help win anything back
 - Show your work simply tell the interviewer we can use DP to solve this
 problem won't give you positive review results
- Last reading quiz due this Wednesday before the lecture

Computer Science & Engineering

142



