
Memory Hierarchy (1): Inside Out the Computer Memory


Hung-Wei Tseng



von Neuman Architecture








Program

0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 00c2f000 0000bd24 8000000 2ca422a0 00c2f800 130020e4 80000008 00003d24 00c30000 2ca4e2b3 80000008

Storage

Recap: Performance gap between Processor/Memory



Outline

- The Basic Idea behind Memory Hierarchy
- How cache works

Modern DRAM performance

					•				
SDRAM Data Rate		CAS	Latency	Year	DDR Data Rate	Bandwidth	CAS	Latency	Year
MT/s	GB/s	(clk)	(ns)		MT/s	GB/s	(clk)	(ns)	
100	0.80	3	24.00	1992	400	3.20	5	25.00	1998
133	1.07	3	22.50		667	5.33	5	15.00	
					800	6.40	6	15.00	
		DDR 2					DDR 3		
400	3.20	5	25.00	2003	800	6.40	6	15.00	2007
667	5.33	5	15.00		1066	8.53	8	15.00	
800	6.40	6	15.00		1333	10.67	9	13.50	
					1600	12.80	11	13.75	
					1866	14.93	13	13.93	
					2133	17.07	14	13.13	
DDR 4					DDR 5				
1600	12.80	11	13.75	2014	3200	25.60	22	13.75	2020
1866	14.93	13	13.92		3600	28.80	26	14.44	
2133	17.07	15	14.06		4000	32.00	28	14.00	
2400	19.20	17	14.17		4400	35.20	32	14.55	
2666	21.33	19	14.25		4800	38.40	34	14.17	
2933	23.46	21	14.32		5200	41.60	38	14.62	
3200	25.20	22	13.75		5600	44.80	40	14.29	
					6000	48.00	42	14.00	
					6400	51.20	46	14.38	
					^				



The impact of "slow" memory

Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, consider we have DDR5. The program is well-optimized so precharge is never necessary — the memory access latency is 13.75 ns. What's the average CPI (pick the closest one)?

A. 9

B. 12

C. 15

D. 56

E. 67



The impact of "slow" memory

Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, consider we have DDR5. The program is well-optimized so precharge is never necessary — the memory access latency is 13.75 ns. What's the average CPI (pick the closest)

one)?
$$CPU \ cycle \ time = \frac{1}{4 \times 10^9} = 0.25 ns$$

A. 9
B. 12 $Each \ DRAM \ access = \frac{13.75}{0.25} = 55 \ cycles$
C. 15
D. 56 $CPI_{average} = 1 + 100\% \times 55 + 20\% \times 55 = 67 \ cycles$

E. 67

Don't forget, instructions are also from "memory"

Alternatives?

Memory technology	Typical access time	\$ per GiB in 2012					
SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000					
DRAM semiconductor memory	50–70ns	\$10-\$20					
Flash semiconductor memory	5,000-50,000ns	\$0.75-\$1.00					
Magnetic disk	5,000,000-20,000,000ns	\$0.05-\$0.10					

Fast, but expensive \$\$\$

Memory Hierarchy


fastest

< 1ns

a few ns

tens of ns

tens of us



32 or 64 words

KBs ~ MBs

GBs

TBs


larger





How can "memory hierarchy" help in performance?

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the desired data/instructions. what's the average CPI (pick the closest one)?
 - A. 6
 - B. 8
 - C. 10
 - D. 12
 - E. 67



How can "memory hierarchy" help in performance?

 Assume that we have a processor running @ 4 GHz and a program with 20% of load/store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the desired data/instructions. what's the

average CPI (pick the closest one)?

CPU cycle time = $\frac{1}{4 \times 10^9}$ = 0.25ns

A. 6

B. 8

D. 12

Each \$ access =
$$\frac{0.5}{0.25}$$
 = 2 cycles


1 - 90 %


Each DRAM access = $\frac{13.75}{0.25}$ = 55 cycles

E. 67


$$CPI_{average} = 1 + 100\% \times [2 + (1 - 90\%) \times 55] + 20\% \times [2 + (1 - 90\%) \times 55] = 10 \ cycles$$

L1? L2? L3?





Memory Hierarchy





How can a deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/ store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got a 2-level SRAM caches with
 - it's 1st-level one at latency of 0.5ns and can capture 90% of the desired data/instructions.
 - the 2nd-level at latency of 5 ns and can capture 60% of the desired data/instructions

We also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the desired data/instructions.

what's the average CPI (pick the closest one)?

- A. 6
- B. 8
- C. 10
- D. 12
- E. 67



How can a deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 4 GHz and a program with 20% of load/ store instructions. If the instruction has no memory access, the CPI is just 1. Now, in addition to we DDR5, whose latency 13.75 ns, we also got a 2-level SRAM caches with
 - it's 1st-level one at latency of 0.5ns and can capture 90% of the desired data/instructions.
 - the 2nd-level at latency of 5 ns and can capture 60% of the desired data/instructions

We also got an SRAM cache with latency of just at 0.5 ns and can capture 90% of the

desired data/instructions.

what's the average CPI (pick the closest one)?

A. 6

B. 8

C. 10

D. 12

E. 67

$$CPI_{average} = 1 + 100\% \times [2 + (1 - 90\%) \times (20 + (1 - 60\%) \times 55] + 20\% \times [2 + (1 - 90\%) \times (20 + (1 - 60\%) \times 55)]$$

= 8.44 cycles

$$CPU \ cycle \ time = \frac{1}{4 \times 10^9} = 0.25ns$$

Each
$$L1_{\$}$$
 access $=\frac{0.5}{0.25}=2$ cycles


CPU

DRAM

Each
$$L2_{\$}$$
 access $=\frac{5}{0.25}=20$ cycles

Each DRAM access =
$$\frac{13.75}{0.25}$$
 = 55 cycles

L1? L2? L3?



Why adding small SRAMs would work?



Locality of data

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has te

Data locality

Which description about locality of arrays matrix and vector in the following

```
code is the most accurate?
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
        cutput[i] = result;
}</pre>
spatial locality:
    matrix[0][0], matrix[0][2], ...
    vector[0], vector[1], ..., vector[n]
    temporal locality:
    reuse of vector[0], vector[1], ...,
        cutput[i] = result;
}
```

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

Code also has locality

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

Locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - Code the current instruction, and then PC + 4

Most of time, your program is just visiting a very small amount of data/instructions within again agiven window

Data — the same data can be read/write many times

Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

 The cache must be able to keep a frequently used block for a while to exploit temporal locality

Architecting the Cache

Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

We need to "cache consecutive data elements" every time


- the cache should store a "block" of data
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

Processor Core

Load/store only access a "word" each time

oad 0x000A

0x0000				·			1								1	1	ı	1		1	1	1			1			1					0xFFF
0x1000	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	HHHH	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	0x1FFF
0x2000	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	0x2FFF
0x3000																																	0x3FFF
0x4000							-								-						-							-					0x4FFF
0x5000																																	0x5FFF
0x6000																																	0x6FFF
																																	0x7FFF
0x7000																																	
0x8000																													<u> </u>				0x8FFF
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	



Recap: Locality

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Simply caching one block isn't enough

Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

We need to "cache consecutive data elements" every time

- the cache should store a "block" of data
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

We need to store multiple blocks

— the cache must be able to distinguish blocks



What's a block?

0x0011,

the offset of the byte within a block

the data in memory

0123456789ABCDEF

0x0000, 0x0001, 0x00002, ..., 0x000F This is CSE142:

..., 0x001 F Advanced Compute

the byte addresses of each byte in the block

the address in each block starts with the same "prefix"

0x0012,



How to tell who is there?

tag

0x000

This is CSE142:
Advanced Compute
r Architecture!
This is CSE142:

Advanced Compute

Advanced Compute

r Architecture!

This is CSE142:


Processor Core Registers

How to tell who is there?

the common address prefix in each block

tag array 0123456789ABCDEF

0x000	This is CSE142:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CSE142:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CSE142:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CSE142:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CSE142:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CSE142:



Tell if the block here can be used Tell if the block here is modified

Va		tag	data 0123456789ABCDEF
1	1	0x000	This is CSE1 2:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CSE142:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CSE142:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CSE142:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CSE142:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CSE142:

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is CSE142: 0x31 Advanced Compute r Architecture! 0x45 load 0x404 This is CSE142: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CSE142: 0 **0xCB Advanced Compute**

r Architecture!

This is CSE142:

r Architecture!

This is CSE142:

Advanced Compute

0

0

0x8A


0x60

0x70


0x10


0x11

Way-associative cache



Ways?





Computer Science & Engineering

142



