
Memory Hierarchy (3): Cache Misses and How to Address Them


Hung-Wei Tseng

Recap: the "latency" gap between CPU and DRAM



Recap: Memory Hierarchy **Processor** fastest 1 **Processor** < 1ns Core fastest L1\$ Registers 32 or L2\$ SRAM\$ a few ns L3\$ larger GBs **DRAM** tens of ns TBs Storage us/ms larger

Recap: Processor/cache interaction



- Processor sends memory access request to L1-\$
 - if hit & it's a read
 - Read: return data
 - Write: Update "ONLY" in L1 and set DIRTY
 - if miss
 - If there an empty block place the data there
 - If NOT (most frequent case) select a **victim block**
 - Least Recently Used (LRU) policy
 - If the victim block is "dirty" & "valid"
 - Write back the block to lower-level memory hierarchy
 - If write-back or fetching causes any miss, repeat the same process
 - Fetch the requesting block from lower-level memory hierarchy and place in the cache
 - Present the write "ONLY" in L1 and set DIRTY

Simulate a direct-mapped cache


tag index

V	D	Tag	Data	
0	0			
0	0			
0	0			
1	0	0x558FE0A1DC	b[0], b[1]	
1	0	0x558FE0A1DC	_b[2], b[3]	
0	0			
0	0			
0	0			
0	0			
0	0		This cache	doesn't work!!!
0	0			ollisions!
0	0			omaiona:
0	0			
0	0			
0	0			
0	0			

15

	Address (Hex)	
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	miss
&b[0]	0x558FE0A1DC <mark>3</mark> 0	miss
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	miss
&b[1]	0x558FE0A1DC <mark>3</mark> 8	miss
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	miss
&b[2]	0x558FE0A1DC <mark>4</mark> 0	miss
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	miss
&b[3]	0x558FE0A1DC <mark>4</mark> 8	miss
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	miss
&b[4]	0x558FE0A1DC <mark>5</mark> 0	miss
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	miss
&b[5]	0x558FE0A1DC <mark>5</mark> 8	miss
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	miss
&b[6]	0x558FE0A1DC <mark>6</mark> 0	miss
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	miss
&b[7]	0x558FE0A1DC <mark>6</mark> 8	miss
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	miss
&b[8]	0x558FE0A1DC <mark>7</mark> 0	miss
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	
&b[9]	0x558FE0A1DC <mark>7</mark> 8	

Recap: Way-associative cache



Simulate a 2-way cache

V	D	Tag	Data	V	D	Tag	Data
0	0			0	0		
0	0			0	0		
0	0			0	0		
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], b[1]
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], b[3]
0	0			0	0		
0	0			0	0		
0	0			0	0		

	Address (Hex)	Tag	Index	
&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3	miss
&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3	miss
&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3	hit
&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3	hit
&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4	miss
&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4	miss
&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4	hit
&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4	hit
&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5	miss
&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5	miss
&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5	hit
&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5	hit
&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6	miss
&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6	miss
&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6	hit
&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6	hit
&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7	miss
&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7	miss
&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7	hit
&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7	hit

Recap: C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- B: Block Size (Cacheline)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache
- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block_size) % S = set index



Recap: designing caches

- Basic cache structures
 - Caching in granularity of a block to capture spatial locality
 - Caching multiple blocks to keep frequently used data temporal locality
 - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
 - Hash block into "sets" to reduce the search time
 - Set-associativity to reduce the "collision" problem
- C = A B S
 - C: capacity
 - A: Associativity
 - S: Number of sets
 - Ig(S): Number of bits in set index
 - Ig(B): Number of bits in block offset

3:00

Why do you forget?

Outline

- Estimating how cache friendly is our code
- The sources of cache misses
- Writing cache-friendly code

Estimating code performance on caches (cont.)

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

100% miss rate!

C = ABS

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 00000000000000	8x0	0x0	Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 00000000000000	0x10	0x0	Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 000000000000000	0x18	0x0	Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 00000000000000	0x20	0x0	Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 00000000000000	0x28	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]
	<u>:</u>	:	:	:	:	<u>:</u>
					:	
				:		<u>:</u>

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



intel Core i7

- D-L1 Cache configuration of intel Core i7
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



intel Core i7

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Miss	
d[0]	0x40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Miss	
a[1]	0x10008	0b <mark>000100000000000</mark> 001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
			:	:		

intel Core i7 (cont.)

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ for(i = 0; \ i < 512; \ i++) \ \{ \\ e[i] = (a[i] * b[i] + c[i])/d[i]; \\ //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i] \frac{48 \text{KB} = 12*64*S}{S = 64} \frac{5 = 64}{\text{offset} = \lg(64) = 6 \text{ bits}} \frac{164 \times 30000}{164} = \frac
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b0001000</mark> 0000000 <mark>111000</mark>	0x10	0x0	Hit	
b[7]	0x20038	0 <mark>b0010000</mark> 0000000 <mark>111000</mark>	0x20	0x0	Hit	
c[7]	0x30038	0 <mark>b0011000</mark> 0000000 <mark>111</mark> 000	0x30	0x0	Hit	
d[7]	0x40038	0 <mark>b0100000</mark> 0000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0 <mark>b0101000</mark> 0000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0 <mark>b0001000</mark> 0000001000000	0x10	0x1	Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Miss	
d[8]	0×40040	0b0100000000001000000	0x40	0x1	Miss	5 512
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Miss	$3 \times {8}$ 1
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	$\frac{6}{5 \times 512} = \frac{1}{9} = 1$
b[9]	0x20048	0b00100000000001001000	0x20	0x1	Hit	5×512 8
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

Miss when the array index is a multiply of 8!

C = ABS

Take-aways: cache misses and their remedies

- Simulating code's cache behavior
 - Figure out where in the code will access memory
 - Generate the memory addresses that the code will access
 - Partition the addresses using C=ABS
 - Emulate the cache management

Taxonomy/reasons of cache misses

3Cs of misses

- Compulsory miss
 - Cold start miss. First-time access to a block
- Capacity miss
 - The working set size of an application is bigger than cache size
- Conflict miss
 - Required data replaced by block(s) mapping to the same set
 - Similar collision in hash



- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

How many of the cache misses are conflict misses?

- A. 12.5%
- B. 66.67%
- C. 68.75%
- D. 87.5%
- E. 100%



100% miss rate!

C = ABS

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

		tag index onset				
	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 00000000000000	0x8	0x0	Compulsory Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 00000000000000	0x10	0x0	Compulsory Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 000000000000000	0x18	0x0	Compulsory Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 000000000000000	0x20	0x0	Compulsory Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 00000000000000	0x28	0x0	Compulsory Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Conflict Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Conflict Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Conflict Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Conflict Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Conflict Miss	a[0-7]
		: :		:		i



intel Core i7

- D-L1 Cache configuration of intel Core i7
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, writeallocate, write-back, and assuming 64-bit address.

How many of the cache misses are **compulsory** misses?

- A. 12.5%
- B. 66.67%
- C. 68.75%
- D. 87.5%
- E. 100%



intel Core i7

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 64 offset = lg(64) = 6 bits index = lg(64) = 6 bits lg(64) = 6 b
```

		tag mack onset				
	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0x10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Compulsory Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Compulsory Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Compulsory Miss	
d[0]	0x40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Compulsory Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Compulsory Miss	
a[1]	0x10008	0b <mark>00010000</mark> 0000000001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
:	:	:	:	÷	:	:

intel Core i7 (cont.)

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 64 offset = lg(64) = 6 bits e[i] = (a[i] * b[i] + c[i])/d[i]; //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i]
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0b <mark>00010000</mark> 000000111000	0x10	0x0	Hit	
b[7]	0x20038	0b <mark>00100000</mark> 000000111000	0x20	0x0	Hit	
c[7]	0x30038	0b <mark>00110000</mark> 000000111000	0x30	0x0	Hit	
d[7]	0x40038	0b <mark>01000000</mark> 000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0b <mark>01010000</mark> 000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0b <mark>00010000</mark> 000001000000	0x10	0x1	Compulsory Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Compulsory Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Compulsory Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Compulsory Miss	
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Compulsory Miss	
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	
b[9]	0x20048	0b0010000000001001000	0x20	0x1	Hit	
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

intel Core i7

- D-L1 Cache configuration of intel Core i7
 - Size 48KB, 12-way set associativity, 64B block, LRU policy, writeallocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

How many of the cache misses are **compulsory** misses?

- A. 12.5%
- B. 66.67%
- C. 68.75%
- D. 87.5%
- E. 100%

Take-aways: cache misses and their remedies

- Simulating code's cache behavior
 - Figure out where in the code will access memory
 - Generate the memory addresses that the code will access
 - Partition the addresses using C=ABS
 - Emulate the cache management
- Three types of misses
 - Compulsory misses
 - Conflict misses
 - Capacity misses
- Hardware solution: Higher way-associativity can alleviate conflict misses

How can programmer improve memory performance?

Data structures



Column-store or row-store

Considering your the most frequently used queries in your database system are similar to

SELECT AVG(assignment_1) FROM table Which of the following would be a data structure that better implements the table supporting this type of queries?

```
Array of objects
                                                                               object of arrays
struct grades {
                                                        struct grades {
  int id;
                                                          int *id;
  double assignment_1, assignment_2, assignment 3, ...;
                                                          double *assignment_1, *assignment_2, *assignment_3, ...;
};
table = (struct grades *) \
                                                        table = (struct grades *)malloc(sizeof(struct grades));
malloc(num_of_students*sizeof(struct grades));
                                                        table->assignment_1 = \
                                                        (double *)malloc(num_of_students*sizeof(double);
                                                        table->assignment_2 = \
                                                        (double *)malloc(num_of_students*sizeof(double);
```

- A. Array of objects
- B. Object of arrays

Column-store or row-store


 Considering your the most frequently used queries in your database system are similar to
 SELECT AVG(assignment_1) FROM table

Which of the following would be a data structure that better implements the table supporting this type of queries?

```
Array of objects
                                                                               object of arrays
struct grades {
                                                        struct grades {
  int id;
                                                          int *id;
  double assignment_1, assignment_2, assignment 3, ...;
                                                          double *assignment_1, *assignment_2, *assignment_3, ...;
};
table = (struct grades *) \
                                                        table = (struct grades *)malloc(sizeof(struct grades));
malloc(num_of_students*sizeof(struct grades));
                                                        table->assignment_1 = \
                                                        (double *)malloc(num_of_students*sizeof(double);
                                                        table->assignment_2 = \
                                                        (double *)malloc(num_of_students*sizeof(double);
```

- A. Array of objects What if we want to calculate average scores for each student?
- B. Object of arrays

Array of structures or structure of arrays



Column-store or row-store

· If you're designing an in-memory database system for the following table, will you be using

Rowld	Empld	Lastname	Firstname	Salary
1	10	Smith	Joe	40000
2	12	Jones	Mary	50000
3	11	Johnson	Cathy	44000
4	22	Jones	Bob	55000

Column-store — stores data tables column by column

```
10:001,12:002,11:003,22:004;
Smith:001,Jones:002,Johnson:003,Jones:004;
Joe:001,Mary:002,Cathy:003,Bob:004;
40000:001,50000:002,44000:003,55000:004;
select Lastname, Firstname from table
```

Row-store — stores data tables row by row

```
001:10, Smith, Joe, 40000;
002:12, Jones, Mary, 50000;
003:11, Johnson, Cathy, 44000;
004:22, Jones, Bob, 55000;
```

Take-aways: cache misses and their remedies

- Simulating code's cache behavior
 - Figure out where in the code will access memory
 - Generate the memory addresses that the code will access
 - Partition the addresses using C=ABS
 - Emulate the cache management
- Three types of misses
 - Compulsory misses
 - Conflict misses
 - Capacity misses
- Hardware solution: Higher way-associativity can alleviate conflict misses
- Software solutions
 - Data layout change the order of storing data can improve capacity miss, conflict miss, compulsory miss

Loop interchange/fission/fusion

Demo — programmer & performance

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
    {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
for(j = 0; j < ARRAY_SIZE; j++)
{
   for(i = 0; i < ARRAY_SIZE; i++)
   {
      c[i][j] = a[i][j]+b[i][j];
   }
}</pre>
```

 $O(n^2)$

Complexity

 $O(n^2)$

Same

Instruction Count?

Same

Same

Clock Rate

Same

Better

CPI

Worse

Loop optimizations

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

Loop interchange

```
for(j = 0; j < ARRAY_SIZE; j++)
{
  for(i = 0; i < ARRAY_SIZE; i++)
    {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

Take-aways: cache misses and their remedies

- Simulating code's cache behavior
 - Figure out where in the code will access memory
 - Generate the memory addresses that the code will access
 - Partition the addresses using C=ABS
 - Emulate the cache management
- Three types of misses
 - Compulsory misses
 - Conflict misses
 - Capacity misses
- Hardware solution: Higher way-associativity can alleviate conflict misses
- Software solutions
 - Data layout change the order of storing data can improve capacity miss, conflict miss, compulsory miss
 - Loop interchange conflict/capacity misses

Takeaways: Software Optimizations

- Data layout capacity miss, conflict miss, compulsory miss
- Loop interchange conflict/capacity miss

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



What if the code look like this?

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384];
/* c = 0x10000, a = 0x20000, b = 0x30000 */
for(i = 0; i < 512; i++)
    e[i] = a[i] * b[i] + c[i]; //load a, b, c and then store to e
for(i = 0; i < 512; i++)
    e[i] /= d[i]; //load e, load d, and then store to e</pre>
```

What's the data cache miss rate for this code?

- A. ~10%
- B. ~20%
- C. ~40%
- D. ~80%
- E. 100%



What if the code look like this?

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384];
/* c = 0x10000, a = 0x20000, b = 0x30000 */
for(i = 0; i < 512; i++)
    e[i] = a[i] * b[i] + c[i]; //load a, b, c and then store to e
for(i = 0; i < 512; i++)
    e[i] /= d[i]; //load e, load d, and then store to e</pre>
```

What's the data cache miss rate for this code?

```
A. ~10%
```

B. ~20%

C. ~40%

D. ~80%

E. 100%

Loop optimizations

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

Loop interchange

```
for(j = 0; j < ARRAY_SIZE; j++)
{
  for(i = 0; i < ARRAY_SIZE; i++)
    {
     c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
\mathbf{m}
```

_oop fission



Takeaways: Software Optimizations

- Data layout capacity miss, conflict miss, compulsory miss
- Loop interchange conflict/capacity miss
- Loop fission conflict miss when \$ has limited way associativity

Announcement

- Midterm next Monday in person during the normal lecture time
 - 80 minute
 - In-person, closed book, closed note
 - You can bring a calculator, but not the mobile calculator app
 - Multiple choices and the assignment-style free answer questions
 - Will release a sample midterm tomorrow
 - Hung-Wei will host office hours tomorrow 3:30p-6p
- Update your Assignment #2!
 - Execute the script in the notebook's Section 2.4 and refresh the "browser", not your notebook
 - Q8's stride should be "8"
 - Due this Saturday
 - You should run the performance measurement yourself and calculate results based on that
 everyone should have a different answer
 - All questions this time require correct estimations in cache performance to help you better prepare the examines

Computer Science & Engineering

142



