# Lab 2: Memory

Hung-Wei Tseng

#### Recap: Memory Hierarchy **Processor fastest Processor** < 1ns Core **♦** fastest Registers L1\$ SRAM\$ L2\$ a few ns L3 \$ **DRAM** tens of ns larger TBs Storage us/ms larger

# Know your cache configuration

getconf -a | grep CACHE

!cse142 job run ' getconf -a	grep CACHE'	
LEVEL1_ICACHE_SIZE	32768	
LEVEL1_ICACHE_ASSOC	8	
LEVEL1 ICACHE LINESIZE	64	
LEVEL1_DCACHE_SIZE	49152	
LEVEL1_DCACHE_ASSOC	12	$C = A \times B \times S$
LEVEL1_DCACHE_LINESIZE	64	B 10 100 1 10 10 10 10
LEVEL2_CACHE_SIZE	1310720	$48 \times 1024 = 12 \times 64 \times S$
LEVEL2_CACHE_ASSOC	10	
LEVEL2_CACHE_LINESIZE	64	S = 64
LEVEL3_CACHE_SIZE	12582912	~ ~ .
LEVEL3_CACHE_ASSOC	12	$Offset = log_{2}(64) = 6$
LEVEL3_CACHE_LINESIZE	64	$O_{JJ}se_{i} - iog_{2}(0+) - 0$
LEVEL4_CACHE_SIZE	0	
LEVEL4_CACHE_ASSOC	0	$Index = log_{2}(64) = 6$
LEVEL4_CACHE_LINESIZE	0	27767677
		Tag = 64 - 6 - 6 = 52
		1ug - 04 - 0 - 0 - 32


# What is an M by N "2-D" array in C?

```
a = (double **)malloc(M*sizeof(double *));
for(i = 0; i < N; i++)
{
   a[i] = (double *)malloc(ARRAY_SIZE*sizeof(double));
}</pre>
```

#### abstraction

# 0 1 2 3 4 5 6 7 1 ...

#### physical implementation



#### Q2: Where does your code access data memory?


gcc -S can generate the assembly



# Q2: From C to Assembly x86 instruction: op src, dst

```
.L26:
                                                     store memory op src->men
                                               movsd(%xmm1) 0(%rbp,%rdi,8)
                                               leaq 1(%rdi), %rax
                                               cmpc %rdi %rcx
for(i = 0; i < ARRAY_SIZE i++)
                                               je .L15
                                               movq %rax, %rdi
  result = 0.0;
                                                       load memory op mem->dst
                                            .L13:
  for(j = 0; j) < ARRAY_SIZE: j++)
                                              movq 0(%r13,%rdi,8), %rsi
                                               movl $0, %eax
    result = a[i][j]*b[j]
                                               pxor %xmm1, %xmm1
                                             L14:
                                                       load memory op mem->dst
  c[i] = result;
                                             movsd (%rsi,%rax,8), %xmm0
                         fp mul op src*dst->dstaulsd (%rbx,%rax,8), %xmm0
                            add op sro+dst->dstaddsd %xmm0, %xmm1
                                                    %rax, %rdx
                                              movq
                           +1 op src+dst->dst
                                               addq
                                                    $1, %rax
                                                    %rdx, %rcx
                                               cmpq (
                                               jne
                                                     • 644
                                                     .L26
                                               jmp
```

### Q4 & Q5: Performance with multi-level \$




# How fast is my memory hierarchy?

#### The tool

- Memory Latency
  - https://www.intel.com/content/www/us/en/developer/articles/tool/ intelr-memory-latency-checker.html
- lat\_mem\_rd
- Spec
  - dmidecode for DRAM parameters
  - Iscpu for on-CPU caches

### Q4: lat\_mem\_rd



LEVEL1_ICACHE_SIZE	32768
LEVEL1_ICACHE_ASSOC	8
LEVEL1_ICACHE_LINESIZE	64
LEVEL1_DCACHE_SIZE	49152
LEVEL1_DCACHE_ASSOC	12
LEVEL1_DCACHE_LINESIZE	64
LEVEL2_CACHE_SIZE	1310720
LEVEL2_CACHE_ASSOC	10
LEVEL2_CACHE_LINESIZE	64
LEVEL3_CACHE_SIZE	12582912
LEVEL3_CACHE_ASSOC	12
LEVEL3_CACHE_LINESIZE	64
LEVEL4_CACHE_SIZE	0
LEVEL4_CACHE_ASSOC	0
LEVEL4_CACHE_LINESIZE	0

# Memory performance when running applications

### Locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then PC + 4
  - · Data the current element in an array, then the next
- Temporal locality application revisit the same thing again and again
  - Code loops, frequently invoked functions
  - Data the same data can be read/write many times

# If we want to improve the memory performance of our code, we have to make our code better exploit "localities"

#### Q7: cache performance on the following code

- D-L1 Cache configuration of intel Core i7 processor
  - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384];
/* a = 0x20000 */
for(i = 0; i < size; i+=stride) {
    sum += a[i];
    //load a, b, and then store to c
}</pre>
```

What's the data cache miss rate for this code when stride = 16 and size = 8192?

- A. 0%
- B. 6.25%
- C. 25%
- D. 50%
- E. 100%



#### Q5: cache performance on the following code

- D-L1 Cache configuration of intel Core i7 processor
  - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384];
/* a = 0x20000 */
for(i = 0; i < size; i+=stride) {
    sum += a[i];
    //load a, b, and then store to c
}</pre>
```

What's the data cache miss rate for this code when **stride = 1** and size = 8192?



8184 8185 8186 8187 8188 8189 8190 819<sup>4</sup>

compulsory miss

compulsory miss

#### Q5: cache performance on the following code

- D-L1 Cache configuration of intel Core i7 processor
  - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.


```
double a[16384];
/* a = 0x20000 */
for(i = 0; i < size; i+=stride) {
    sum += a[i];
    //load a, b, and then store to c
}</pre>
```

What's the data cache miss rate for this code when **stride = 4** and size = 8192?



compulsory hit miss

compulsory hit miss




compulsory hit miss

#### Q5: cache performance on the following code

- D-L1 Cache configuration of intel Core i7 processor
  - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384];
/* a = 0x20000 */
for(i = 0; i < size; i+=stride) {
    sum += a[i];
    //load a, b, and then store to c
}</pre>
```


What's the data cache miss rate for this code when **stride = 8** and size = 8192?



#### Q5 and Q8: cache performance on the following code

- D-L1 Cache configuration of intel Core i7 processor
  - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

What's the data cache miss rate for this code when **stride = 8, runs = 4** and size = 8192?



miss

compulsory

compulsory miss

#### Q5 and Q8: cache performance on the following code

D-L1 Cache configuration of intel Core i7 processor

Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384];
/* a = 0x20000 */
for(j = 0; j < runs; j++)
    for(i = 0; i < size; i+=stride) {
        sum += a[i];
        //load a, b, and then store to c
    }
}</pre>
```

miss

We have a total of  $\frac{1024}{8} = 128 \ blocks$ 

We need  $128 \times 64 = 8$  KB capacity < 48KB

We may be able to have them in the cache(?)

What's the data cache miss rate for this code when **stride** = 8, runs = 4 and **size** = 1024?



miss

compulsory

8184 8185 8186 8187 8188 8189 8190 819°

#### **Q8: Quick intuition**

$$C = A \times B \times S$$

$$48 \times 1024 = 12 \times 64 \times S$$

$$S = 64$$

We have a total of 
$$\frac{1024}{8} = 128 \ blocks$$
  
2 blocks per set

Each set can store 12 blocks! So we're good!

### Q8: in details

	Address	Tag	Index	Offset	Hit/Miss?
a[0]	0×20000	0x20	0x0	0x0	Miss
a[8]	0x20040	0x20	0x1	0x0	Miss
a[16]	0x20080	0x20	0x2	0x0	Miss
a[24]	0x200C0	0x20	0x3	0x0	Miss
a[504]	0x20FC0	0x20	0x3F	0x0	Miss
a[512]	0x21000	0x21	0x0	0x0	Miss
a[520]	0x21040	0x21	0x1	0x0	Miss
a[1016]	0x21FC0	0x21	0x3F	0x0	Miss
a[0]	0×20000	0x20	0x0	0x0	Hit
a[8]	0x20040	0x20	0x1	0x0	Hit
a[16]	0x20080	0x20	0x2	0x0	Hit
a[24]	0×200C0	0x20	0x3	0x0	Hit

$$\frac{1024}{8} = 128 \ blocks$$

#### Brain storm ... what if ...

	Address	Tag	Index	Offset	Hit/Miss?
a[0]	0×20000	0x20	0x0	0×0	Miss
a[512]	0×21000	0x21	0x0	0×0	Miss
a[1024]	0x22000	0x22	0x0	0×0	Miss
a[1536]	0x23000	0x23	0x0	0×0	Miss
	0x24000	0x24	0x0	0×0	Miss
	0x25000	0x25	0x0	0×0	Miss
	0x26000	0x26	0x0	0x0	Miss
	0x27000	0x27	0x0	0×0	Miss
	0x28000	0x28	0x0	0x0	Miss
	0x29000	0x29	0x0	0x0	Miss
	0x2A000	0x2A	0x0	0x0	Miss
	0x2B000	0x2B	0x0	0x0	Miss
	0x2C000	0x2C	0x0	0x0	Miss
a[0]	0×20000	0x20	0x0	0×0	Miss

Each set can store only 12 blocks! So we cannot hold 13 blocks — kick the oldest one out

#### Q11: Stride at $2^n$ v.s. $2^n + / - x$

	Address	Tag	Index	Offset	Hit/Miss?
a[0]	0x20000	0x20	0x0	0×0	Miss
a[504]	0x20FC0	0x20	0x3F	0×0	Miss
a[1008]	0x21F80	0x21	0x3E	0×0	Miss


	Address	Tag	Index	Offset	Hit/Miss?
a[0]	0x20000	0x20	0x0	0x0	Miss
a[520]	0x21040	0x21	0x1	0x0	Miss
a[1040]	0x22080	0x22	0x2	0×0	Miss

all in different sets — more likely to hit if we revisit them

all in different sets — more likely to hit if we revisit them


#### Characteristic of memory accesses

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
}</pre>
```



#### **Hardware Prefetching**

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
    // prefetch D[i+8] if i % 8 == 0
}</pre>
```



#### Announcement

- Lab Report #2 due this Saturday
- Programming assignment due next Saturday
  - 16x speedup on gradescope
  - You may check "leaderboard" of the top performing one
  - Top 3 will have the chance of A+

# Computer Science & Engineering

1421

