
# Memory Hierarchy

Hung-Wei Tseng

# The "latency" gap between CPU and DRAM



# 20% is under-estimating ...

			Frequency	
Instruction class	MIPS examples	HLL correspondence	Integer	Ft. pt.
Arithmetic	add, sub, addi	Operations in assignment statements	16%	48%
Data transfer	lw. sw. lb. lbu. lh. lhu, sb. lui	References to data structures, such as arrays	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	Operations in assignment statements	12%	4%
Conditional branch beq, bne, slt, slti, sltiu		If statements and loops	34%	8%
Jump	j, jr, jal	Procedure calls, r eturns, and case/switch statements	2%	0%

FIGURE 2.48 MIPS instruction classes, examples, correspondence to high-level program language constructs, and percentage of MIPS instructions executed by category for the average integer and floating point SPEC CPU2006 benchmarks.

Figure 3.24 in Chapter 3 shows average percentage of the individual MIPS instructions executed.

# Recap: Speedup and Amdahl's Law?

Definition of "Speedup of Y over X" or say Y is n times faster

than X: 
$$speedup_{Y\_over\_X} = n = \frac{Execution \ Time_X}{Execution \ Time_Y}$$

- Amdahl's Law  $Speedup_{enhanced}(f,s) = \frac{1}{(1-f) + \frac{f}{s}}$   $Speedup_{max}(f,\infty) = \frac{1}{(1-f)}$  Corollary 1 each optimization has an upper bound

  - Corollary 2 make the common case (the most time consuming case) fast!
  - Corollary 3: Optimization has a moving target

- $Speedup_{max}(f_1, \infty) = \frac{1}{(1 f_1)}$  $Speedup_{max}(f_2, \infty) = \frac{1}{(1 f_2)}$  $Speedup_{max}(f_3, \infty) = \frac{1}{(1 - f_3)}$  $Speedup_{max}(f_4, \infty) = \frac{1}{(1-f_4)}$
- · Corollary 4: Exploiting more parallelism from a program is the key to performance gain in modern architectures  $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallelizable})}$
- · Corollary 5: Single-core performance still matters

$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallelizable})}$$

## Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
  - One memory operation is as expensive as 50 arithmetic operations
  - Processor has to fetch instructions from memory
  - We have an average of 33% of data memory access instructions!

#### **Alternatives?**

Memory technology	Typical access time	\$ per GiB in 2012
SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000
DRAM semiconductor memory	50-70ns	\$10-\$20
Flash semiconductor memory	5,000-50,000ns	\$0.75-\$1.00
Magnetic disk	5,000,000-20,000,000ns	\$0.05-\$0.10

Fast, but expensive \$\$\$

**Memory Hierarchy** 


fastest

< 1ns

a few ns

tens of ns

tens of us



32 or 64 words

KBs ~ MBs

GBs


TBs


larger






#### L1? L2? L3?






**Memory Hierarchy** 



#### L1? L2? L3?



## Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
  - One memory operation is as expensive as 50 arithmetic operations
  - Processor has to fetch instructions from memory
  - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions

# The predictability of your code

### Code also has locality

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n)  {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

# Locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then PC + 4

# Most of time, your program is just visiting a very small amount of data/instructions within a given window

- Typically tens of static instructions at most several KBs
- Data program can read/write the same data many times (e.g., vectors in matrix-vector product)

# Take-aways: inside out our memory hierarchy

- Memory access time is the most critical performance problem
  - One memory operation is as expensive as 50 arithmetic operations
  - Processor has to fetch instructions from memory
  - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!

# Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - We need to "cache consecutive memory locations" every time
  - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
  - Code loops, frequently invoked functions
    - Typically tens of static instructions at most several KBs
  - Data program can read/write the same data many times (e.g., vectors in matrix-vector product)

# **Block and the memory space**

**<u><u></u> Example 1 Example 2 Example 3 Example 3 Example 4 Example 3 Example 4 Example 3 Example 4 Example 3 Example 4 Example 4 Example 3 Example 4 Example 4 Example 4 Example 5 Example 4 Example 5 Example 6 Example 6** </u>

"blocks" (e.g., 16-byte) GG GG DD GG GG

Processor Core

#### When there is a "movl"

movl (0x0024), %eax movl (0x0020), %eax

Registers

#### Every "movl" has to visit the slow memory!

AA BB CC DD EE FF GG HH AA BB	GG HH  GD 005E 005
AA BB CC DD EE FF GG HH AA BB CC DD EE FF	GG HH  5D 005E 005
	5D 005E 005
0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 004A 004B 004C 004D 004E 004F 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 005A 005B 005C 00	
	D 007F 007
	D 007F 007
0060 0061 0062 0063 0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 007A 007B 007C 00	D 00/E 00/
0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 008A 008B 008C 008D 008E 008F 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 009A 009B 009C 008C	D009E009
	• •
	• •
	• •
	• •
	•

Let's cache a "block"! Processor Core EE Registers Caching a block helps exploit "spatial locality"! EE BB CC GG AA EE DD EE GG GG CC FF DD DD EE GG

## **Recap: Locality**

 Which description about locality of arrays matrix and vector in the following code is the most accurate?

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Simply caching one block isn't enough

# Designing a hardware to exploit locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - We need to "cache consecutive memory locations" every time
  - —the cache should store a "block" of code/data
- Temporal locality application revisit the same thing again and again
  - We need to "cache frequently used memory blocks"
  - the cache should store a few blocks everal KBs
  - the cache must be able to distinguish blocks



# How to tell who is there?

**0123456789ABCDEF** This is CS 203: **Advanced Compute** r Architecture! This is CS 203: Advanced Compute r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203:

Processor Core

Registers

movl Let's cache a "block"!

mov1 (0x0024), %eax



EE FF EE FF BB DD НН CC GG CC BB CC DD GG BB CC DD HH GG DD GG GG CC GG the address in each block starts with the same "prefix"

# Processor Core Registers

#### How to tell who is there?

tag array

the common address prefix in each block

0x000	This is CS 203:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CS 203:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CS 203:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CS 203:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CS 203:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CS 203:

How to tell will block offset tag

Tell if the block here can be used
Tell if the block here is modified

tag data 0123456789ABCDEF

lw 0x0

**Processor** 

Core

Registers


0x404 not found,
go to lower-level memory

0 x

lw

		0123456789ABCDEF
1	0x000	This is CSE1 3:
1	0x001	Advanced Compute
0	0xF07	r Architecture!
1	0x100	This is CS 203:
1	0x310	Advanced Compute
1	0x450	r Architecture!
1	0x006	This is CS 203:
1	0x537	Advanced Compute
1	0x266	r Architecture!
1	0x307	This is CS 203:
1	0x265	Advanced Compute
1	0x80A	r Architecture!
1	0x620	This is CS 203:
1	0x630	Advanced Compute
0	0x705	r Architecture!
1	0x216	This is CS 203:
	1 1 1 1 1 1 1 1 0	1 0x001 0 0xF07 1 0x100 1 0x310 1 0x450 1 0x006 1 0x537 1 0x266 1 0x307 1 0x265 1 0x80A 1 0x620 1 0x630 0 0x705

53




Tell if the block here can be used Tell if the block here is modified

Va		tag	data 0123456 <u>789ABCDEF</u>
1	1	0x000	This is CSE1 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

Processor Core

Registers

Hash-like structure — direct-mapped cache



0x70

0x10

0x11

**Advanced Compute** 

r Architecture!

This is CS 203:



#### **Blocksize** == Linesize

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE_ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
                                        10
    LEVEL2_CACHE_LINESIZE
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```

# What is Associativity?

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
    LEVEL2_CACHE_LINESIZE
                                        64
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4_CACHE_LINESIZE
```

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D

block offset tag linder

10ad 0x0008

load 0x4048


go to lower-level memo

The biggest issue with hash is — Collision!

<b>V</b>	U	tag	<b>0123456789ABCDEF</b>
T	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:

data

### Way-associative cache




# Take-aways: designing caches

- Cache structures blocks and sets
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Set associative to avoid "collisions"

# Put everything all together: How cache interacts with CPU

# Processor/cache interaction



- Processor sends memory access request to L1-\$
  - if hit
    - return data

if miss

# What if we run out of \$ blocks?<sub>m lower-level</sub>

†etch block A return block 0xDEADBE | 0xDEADBE

memory hierarchy and place in the cache

L2\$
fetch block return block
0xDEADBE 0xDEADBE
DRAM

# Considering we have limited space in \$



- Processor sends memory access request to L1-\$
  - if hit

# mov1 (0x1 What if the victim block is modified?


— ignoring the update is not on lower-level

fetch block A return block memory hierarchy and place in the cache and 0xacceptable data

L2\$ fetch block **Areturn** block 0xDEADBE **0xDEADBE DRAM** 

- If there an empty block place the data there
- If NOT (most frequent case) select a victim block
  - Least Recently Used (LRU) policy

# Considering a victim block may be modified



- Processor sends memory access request to L1
  - if hit
    - return data
  - if miss

# When do I mark a block as modified? return data

**DRAM** 

- If there an empty block place the data there
- If NOT (most frequent case) select a victim block
  - Least Recently Used (LRU) policy
- If the victim block is "dirty" & "valid"
  - Write back the block to lower-level memory hierarchy

# Considering we have "writes"



- Processor sends memory access request to L1-\$
  - if hit
    - Read: Return data
    - Write: Update "ONLY" in L1 and set DIRTY

#### if miss

- Fetch the requesting block from lower-level memory hierarchy and place in the cache and then return data
  - If there an empty block place the data there
  - If NOT (most frequent case) select a victim block
    - Least Recently Used (LRU) policy
  - If the victim block is "dirty" & "valid"
    - Write back the block to lower-level memory hierarchy
  - Write: Update "ONLY" in L1 and set DIRTY

- movl %rax, (0xDEADBEEF) Write & Set dirty
  Write & Set dirty
  - write back | fetch block | return block | 0x????BE | 0xDEADBE | 0xDEADBE

**DRAM** 

## The complete picture

Processor Core Registers movl %rax,

Processor sends memory access request to L1-\$

- if hit
  - Read return data
  - Write update & set DIRTY
- if miss

**Nrite &Set dirty** 

Select a victim block

- If the target "set" is not full select an empty/invalidated block as the victim block
- If the target "set is full select a victim block using some policy
- Ifetch block ▲ return block · LRU is preferred to exploit temporal locality!

write back

**OXDEADBE** If the victim block is "dirty" & "valid"

fetch block

return block

Fetch the requesting block from lower-level memory hierarchy and place in the victim block

Write back the block to lower-level memory hierarchy

0 x ?a???BE

write back


0xDEADBE

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

**DRAM** 

## Way-associative cache



# Take-aways: designing caches

- Cache structures blocks and sets
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Set associative to avoid "collisions"
- Data must present in cache before processor can use

# The A, B, Cs of your cache

### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Linesize)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



# Corollary of C = ABS

tag index offset 0b0000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address\_length lg(S) lg(B)
  - address\_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block\_size) % S = set index

# Take-aways: designing caches

- Cache structures blocks and sets
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Set associative to avoid "collisions"
- Data must present in cache before processor can use
- C = A B S
  - C: capacity
  - A: Associativity
  - S: Number of sets
  - Ig(S): Number of bits in set index
  - Ig(B): Number of bits in block offset

# Simulate the cache!




### Simulate a direct-mapped cache

 A direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks = 
$$\frac{256}{16}$$
 = 16

- lg(16) = 4 : 4 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits



### Matrix vector revisited

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```



# Matrix vector revisited tag index

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

index

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111111000001010000111010011 <mark>0011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b1010110001111111100000101000011101110
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111111000001010000111010011 <mark>0011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	0b1010110001111111000001010000111010011 <mark>0100</mark> 0000
&b[2]	0x558FE0A1DC <mark>4</mark> 0	0b1010110001111111100000101000011101110
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	0b1010110001111111000001010000111010011 <mark>0100</mark> 1000
&b[3]	0x558FE0A1DC <mark>4</mark> 8	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	0b1010110001111111000001010000111010011 <mark>0101</mark> 0000
&b[4]	0x558FE0A1DC <mark>5</mark> 0	0b1010110001111111100000101000011101110
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	0b10101100011111111000001010000111010011 <mark>0101</mark> 1000
&b[5]	0x558FE0A1DC <mark>5</mark> 8	0b1010110001111111100000101000011101110
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	0b10101100011111111000001010000111010011 <mark>0110</mark> 0000
&b[6]	0x558FE0A1DC <mark>6</mark> 0	0b1010110001111111100000101000011101110
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	0b10101100011111111000001010000111010011 <mark>0110</mark> 1000
&b[7]	0x558FE0A1DC <mark>6</mark> 8	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	0b1010110001111111000001010000111010011 <mark>0111</mark> 0000
&b[8]	0x558FE0A1DC <mark>7</mark> 0	0b1010110001111111100000101000011101110
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	0b10101100011111111000001010000111010011 <mark>0111</mark> 1000
&b[9]	0x558FE0A1DC <mark>7</mark> 8	0b1010110001111111100000101000011101110

# Simulate a direct-mapped cache


tag index

V	D	Tag	Data	
0	0			
0	0			
0	0			
1	0	0x558FE0A1DC	b[0], b[1]	
1	0	0x558FE0A1DC	b[2], b[3]	
0	0			
0	0			
0	0			
0	0			
0	0		This cache	doesn't work!!!
0	0			ollisions!
0	0			villalulla:
0	0			
0	0			
0	0			
0	0			

15

	Address (Hex)	
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	miss
&b[0]	0x558FE0A1DC <mark>3</mark> 0	miss
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	miss
&b[1]	0x558FE0A1DC <mark>3</mark> 8	miss
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	miss
&b[2]	0x558FE0A1DC <mark>4</mark> 0	miss
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	miss
&b[3]	0x558FE0A1DC <mark>4</mark> 8	miss
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	miss
&b[4]	0x558FE0A1DC <mark>5</mark> 0	miss
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	miss
&b[5]	0x558FE0A1DC <mark>5</mark> 8	miss
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	miss
&b[6]	0x558FE0A1DC <mark>6</mark> 0	miss
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	miss
&b[7]	0x558FE0A1DC <mark>6</mark> 8	miss
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	miss
&b[8]	0x558FE0A1DC <mark>7</mark> 0	miss
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	
&b[9]	0x558FE0A1DC <mark>7</mark> 8	

### Way-associative cache



## Now, 2-way, same-sized cache

 A 2-way cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks = 
$$\frac{256}{16}$$
 = 16  
• # of sets =  $\frac{16}{2}$  = 8 (2-way: 2 blocks in a set)

- lg(8) = 3:3 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits
- For example: 0x 8 0 0 0 0 0 0 8 0 = 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

# Matrix vector revisited tag index

```
tag index
```

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111110000010100001110100110 <mark>011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b10101100011111110000010100001110111000 <mark>011</mark> 0000
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111110000010100001110100110 <mark>011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D340	0b10101100011111110000010100001110100110 <mark>100</mark> 0000
&b[2]	0x558FE0A1DC40	0b10101100011111110000010100001110111000 <mark>100</mark> 0000
&a[0][3]	0x558FE0A1D348	0b10101100011111110000010100001110100110 <mark>100</mark> 1000
&b[3]	0x558FE0A1DC48	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D350	0b10101100011111110000010100001110100110 <mark>101</mark> 0000
&b[4]	0x558FE0A1DC50	0b10101100011111110000010100001110111000 <mark>101</mark> 0000
&a[0][5]	0x558FE0A1D358	0b10101100011111110000010100001110100110 <mark>101</mark> 1000
&b[5]	0x558FE0A1DC58	0b10101100011111110000010100001110111000 <mark>101</mark> 1000
&a[0][6]	0x558FE0A1D360	0b10101100011111110000010100001110100110 <mark>110</mark> 0000
&b[6]	0x558FE0A1DC60	0b10101100011111110000010100001110111000 <mark>110</mark> 0000
&a[0][7]	0x558FE0A1D368	0b10101100011111110000010100001110100110 <mark>110</mark> 1000
&b[7]	0x558FE0A1DC68	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D370	0b10101100011111110000010100001110100110 <mark>111</mark> 0000
&b[8]	0x558FE0A1DC70	0b10101100011111110000010100001110111000 <mark>111</mark> 0000
&a[0][9]	0x558FE0A1D378	0b10101100011111110000010100001110100110 <mark>111</mark> 1000
&b[9]	0x558FE0A1DC78	0b1010110001111111100000101000011101110

# Simulate a 2-way cache

V	D	Tag	Data	V	D	Tag	Data
0	0			0	0		
0	0			0	0		
0	0			0	0		
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], b[1]
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], b[3]
0	0			0	0		2.22
0	0			0	0		
0	0			0	0		

				_
	Address (Hex)	Tag	Index	
&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3	miss
&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3	miss
&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3	hit
&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3	hit
&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4	miss
&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4	miss
&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4	hit
&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4	hit
&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5	miss
&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5	miss
&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5	hit
&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5	hit
&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6	miss
&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6	miss
&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6	hit
&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6	hit
&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7	miss
&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7	miss
&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7	hit
&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7	hit

# Taxonomy/reasons of cache misses

### 3Cs of misses

- Compulsory miss
  - Cold start miss. First-time access to a block
- Capacity miss
  - The working set size of an application is bigger than cache size
- Conflict miss
  - Required data replaced by block(s) mapping to the same set
  - Similar collision in hash

# How can programmer improve memory performance?

# Data structures



 Considering your the most frequently used queries in your database system are similar to

SELECT AVG(assignment\_1) FROM table Which of the following would be a data structure that better implements the table supporting this type of queries?

```
Array of objects

struct grades
{
  int id;
  double *homework;
  double average;
};
table = (struct grades *) \
malloc(num_of_students*sizeof(struct)


struct grades
{
  int *id;
  double **homework;
  double **average;
};
table = (struct grades *) \
malloc(num_of_students*sizeof(struct)

struct grades
{
  int *id;
  double **average;
  }
  int *id;
  double **average;
  double *average;
};
table = (struct grades *) malloc(sizeof(struct grades));
```

- A. Array of objects
- B. Object of arrays









 Considering your the most frequently used queries in your database system are similar to

SELECT AVG(assignment\_1) FROM table Which of the following would be a data structure that better implements the table supporting this type of queries?

```
Array of objects

struct grades
{
  int id;
  double *homework;
  double average;
};
table = (struct grades *) \
malloc(num_of_students*sizeof(struct)


struct grades
{
  int *id;
  double **homework;
  double **average;
};
table = (struct grades *) \
malloc(num_of_students*sizeof(struct)

struct grades
{
  int *id;
  double **average;
  }
  int *id;
  double **average;
  double *average;
};
table = (struct grades *) malloc(sizeof(struct grades));
```

- A. Array of objects
- B. Object of arrays







 Considering your the most frequently used queries in your database system are similar to

SELECT AVG(assignment\_1) FROM table Which of the following would be a data structure that better implements the table supporting this type of queries?

```
Array of objects

struct grades
{
  int id;
  double *homework;
  double average;
};
table = (struct grades *) \
malloc(num_of_students*sizeof(struct)


struct grades
{
  int *id;
  double **homework;
  double **average;
};
table = (struct grades *) \
malloc(num_of_students*sizeof(struct)

struct grades
{
  int *id;
  double **homework;
  double *average;
};
table = (struct grades *)malloc(sizeof(struct grades));
```

- A. Array of objects What if we want to calculate average scores for each student?
- B. Object of arrays



# Array of structures or structure of arrays



If you're designing an in-memory database system, will you be using

Rowld	<b>Empld</b>	Lastname	Firstname	Salary
1	10	Smith	Joe	40000
2	12	Jones	Mary	50000
3	11	Johnson	Cathy	44000
4	22	Jones	Bob	55000

column-store — stores data tables column by column

row-store — stores data tables row by row

```
001:10, Smith, Joe, 40000;
002:12, Jones, Mary, 50000;
003:11, Johnson, Cathy, 44000;
004:22, Jones, Bob, 55000;
```

# **Takeaways: Software Optimizations**

Data layout — capacity miss, conflict miss, compulsory miss

# Loop interchange/fission/fusion

## Demo — programmer & performance

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
    {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
for(j = 0; j < ARRAY_SIZE; j++)
{
   for(i = 0; i < ARRAY_SIZE; i++)
   {
      c[i][j] = a[i][j]+b[i][j];
   }
}</pre>
```

 $O(n^2)$ 

**Complexity** 

 $O(n^2)$ 

Same

**Instruction Count?** 

Same

Same

**Clock Rate** 

Same

**Better** 

**CPI** 

Worse

# Loop optimizations

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
Loop interchange
```

```
for(j = 0; j < ARRAY_SIZE; j++)
{
  for(i = 0; i < ARRAY_SIZE; i++)
    {
     c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

- Data layout capacity miss, conflict miss, compulsory miss
- Loop interchange conflict/capacity miss

## **Loop optimizations**

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

## Loop interchange

```
for(j = 0; j < ARRAY_SIZE; j++)
{
  for(i = 0; i < ARRAY_SIZE; i++)
    {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
\mathbf{m}
```

\_oop fission



- Data layout capacity miss, conflict miss, compulsory miss
- Loop interchange conflict/capacity miss
- Loop fission conflict miss when \$ has limited way associativity

## What if we change the processor?

- If we have an intel processor with a 32KB, 8-way, 64B-blocked L1 cache, which version of code performs better?
  - A. Version A, because the code incurs fewer cache misses
  - B. Version B, because the code incurs fewer cache misses
  - C. Version A, because the code incurs fewer memory references
  - D. Version B, because the code incurs fewer memory references
  - E. They are about the same

## **Loop optimizations**

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

## for(j = 0; j < ARRAY\_SIZE; j++LOOP interchange

```
for(j = 0; j < ARRAY_SIZE; j++)
{
  for(i = 0; i < ARRAY_SIZE; i++)
  {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

m

Loop fission



<

Loop fusion

 $\mathbf{m}$ 


- Data layout capacity miss, conflict miss, compulsory miss
- Loop interchange conflict/capacity miss
- Loop fission conflict miss when \$ has limited way associativity
- Loop fusion capacity miss when \$ has enough way associativity


# Tiling


## Case study: Matrix Multiplication

## **Matrix Multiplication**

```
for(i = 0; i < ARRAY_SIZE; i++) {
  for(j = 0; j < ARRAY_SIZE; j++) {
    for(k = 0; k < ARRAY_SIZE; k++) {
      c[i][j] += a[i][k]*b[k][j];
    }
  }
}</pre>
```







Very likely a miss if

array is large


- If each dimension of your matrix is 2048
  - Each row takes 2048\*8 bytes = 16KB
  - The L1 \$ of intel Core i7 is 48 KB, 12-way, 64-byte blocked
  - You can only hold at most 3 rows/columns of each matrix!
  - You need the same row when j increase!


#### Tiling algorithm for matrix multiplication


- Discover the cache miss rate
  - valgrind --tool=cachegrind cmd
    - cachegrind is a tool profiling the cache performance
  - Performance counter
    - Intel® Performance Counter Monitor http://www.intel.com/software/pcm/


### Tiling algorithm for matrix multiplication

```
for(i = 0; i < ARRAY_SIZE; i++) {
  for(j = 0; j < ARRAY_SIZE; j++) {
    for(k = 0; k < ARRAY_SIZE; k++) {
      c[i][j] += a[i][k]*b[k][j];
    }
}</pre>
```









You only need to hold these sub-matrices in your cache

## **Matrix Transpose**

```
// Transpose matrix b into b_t
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
                                                                      b_t[i][j] += b[j][i];
for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
    for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
        for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
          for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                     for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                         for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
               c[ii][jj] += a[ii][kk]*b[kk][jj];
                                                                           for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                                // Compute on b_t
                                                                                c[ii][jj] += a[ii][kk]*b_t[jj][kk];
```

- Data layout capacity miss, conflict miss, compulsory miss
- Loop interchange conflict/capacity miss
- Loop fission conflict miss when \$ has limited way associativity
- Loop fusion capacity miss when \$ has enough way associativity
- Blocking/tiling capacity miss, conflict miss

# Computer Science & Engineering

142



