
Modern Processor Design (I): in the pipeline

Hung-Wei Tseng

von Neuman Architecture









Program

00c2e800 00000008 00c2f000 00000008 00c2f800 00000008 00c30000 00000008

Storage


Recap: Microprocessor — a collection of functional units











Tricky C/C++ programming questions?

- Give a fastest way to multiply any number by 9
- How to measure the size of any variable without "sizeof" operator?.
- How to measure the size of any variable without using "sizeof" operator?
- Write code snippets to swap two variables in five different ways
- How to swap between first & 2nd byte of an integer in one line statement?
- What is the efficient way to divide a no. by 4?
- Suggest an efficient method to count the no. of 1's in a 32 bit no. Remember without using loop & testing each bit.
- Test whether a no. is power of 2 or not.
- How to check endianness of the computer.
- Write a C-program which does the addition of two integers without using '+' operator.
- Write a C-program to find the smallest of three integers without using any of the comparision operators.
- Find the maximum & minimum of two numbers in a single line without using any condition & loop.
- What "condition" expression can be used so that the following code snippet will print Hello world.
- How to print number from 1 to 100 without using conditional operators.
- WAP to print 100 times "Hello" without using loop & goto statement.
- Write the equivalent expression for x%8.

https://www.emblogic.com/blog/12/tricky-c-interview-questions/

Recap: Demo (3) — Bitwise operations?

```
d. /* one line statement using bit-wise operators */ (most efficient)
a^=b^=a^=b;
```

The order of evaluation is from right to left. This is same as in approach (c) but the three statements are compounded into one statement.

```
void regswap(int* a, int* b) {
   int temp = *a;
   *a = *b;
   *b = temp;
}
```

```
\mathbf{m}
```

```
void xorswap(int* a, int* b) {
    *a ^= *b ^= *a = *b;
}
```

Recap: Leveraging more "bit-wise" operations in C code will make the program significantly faster



Recap: Why adding a sort makes it faster

Why the sorting the array speed up the code despite the increased instruction count?

Outline


- Recap: the concept of a processor
- Pipelined Processor
- Pipeline Hazards
 - Structural Hazards
 - Control Hazards
 - Data Hazards

Basic Processor Design


The "life" of an instruction

- Instruction Fetch (IF) fetch the instruction from memory
- Instruction Decode (ID)
 - Decode the instruction for the desired operation and operands
 - Reading source register values
- Execution (EX)
 - ALU instructions: Perform ALU operations
 - Conditional Branch: Determine the branch outcome (taken/not taken)
 - Memory instructions: Determine the effective address for data memory access
- Data Memory Access (MEM) Read/write memory
- Write Back (WB) Present ALU result/read value in the target register
- Update PC
 - If the branch is taken set to the branch target address
 - Otherwise advance to the next instruction current PC + 4

Functional Units of a Microprocessor



If we want to perform one instruction each cycle...





Simple implementation w/o branch

```
addl %eax, %eax | F | ID | EX | WB |
addl %rdi, %ecx | IF | ID | EX | WB |
addq $4, %r11 | IF | ID | EX | WB |
testl %esi, %esi | IF | II | II |
movl $10, %edx
```





- Different parts of the processor works on different instructions simultaneously
- A processor is now working on multiple instructions from the same program (though on different stages) simultaneously.
 - ILP: Instruction-level parallelism
- A clock signal controls and synchronize the beginning and the end of each part of the work
- A pipeline register between different parts of the processor to keep intermediate results necessary for the upcoming work





Pipelined execution







How well can we pipeline?

 With a pipelined design, the processor is supposed to deliver the outcome of an instruction each cycle. For the following code snippet, how many pairs of instructions are preventing the pipeline from generating results in back-to-back cycles?

```
xorl
               %eax, %eax
  L3: movl (%rdi), %ecx
       addl
               %ecx, %eax
       addq
              $4, %rdi
4
               %rdx, %rdi
(5)
       cmpq
6
       jne
               .L3
7
       ret
A. 1
B. 2
C. 3
D. 4
E. 5
```

```
for(i = 0; i < count; i++) {
    s += a[i];
}
return s;</pre>
```




How well can we pipeline?

 With a pipelined design, the processor is supposed to deliver the outcome of an instruction each cycle. For the following code snippet, how many pairs of instructions are preventing the pipeline from generating results in back-to-back cycles?

```
xorl
               %eax, %eax
  L3: movl (%rdi), %ecx
               %ecx, %eax
       addl
3
       addq
              $4, %rdi
4
               %rdx, %rdi
(5)
       cmpq
6
       jne
               .L3
7
       ret
A. 1
B. 2
C. 3
D. 4
E. 5
```

```
for(i = 0; i < count; i++) {
    s += a[i];
}
return s;</pre>
```



How well can we pipeline?

• With a pipelined design, the processor is supposed to deliver the outcome of an instruction each cycle. For the following code snippet, how many pairs of instructions are preventing the pipeline from generating results in back-to-back cycles?

```
xorl
               %eax, %eax
  L3: movl (%rdi), %ecx
               %ecx, %eax
       addl
3
       addq
              $4, %rdi
4
               %rdx, %rdi
(5)
       cmpq
6
       jne
               .L3
7
       ret
A. 1
B. 2
C. 3
D. 4
```

```
for(i = 0; i < count; i++) {
    s += a[i];
}
return s;</pre>
```


Takeaways: pipeline processors

- Pipelining helps to improve the throughput of processors
 - Allowing shorter cycle time as each cycle only make progress for part of an instruction
 - Different pipeline stages work on different instructions concurrently
 - Theoretical CPI remains the same as single-cycle design and the throughput/speedup is in proportion to the speedup of cycle time

Pipeline hazards

Three types of pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that



Structural



Both (1) and (3) are Hazard attempting to access %eax

EX

IF




- @ movl (%rdi), %ecx
- ③ addl %ecx, %eax
- addq \$4, %rdi
- %rdx, %rdi cmpq memory unit, but two
- ine access requests!
 Structural Hazard

 How many of the "hazards" are data hazards?

A. 0

ret

B. 1



the same stage? **Hazard**

We cannot know if we should fetch (7) or (2)

Two instructions at

before the EX is done

EX

ID

Control Hazard

data is not in %ecx Hazargwhen we start EX data is not in %rdi whe we start EX WB

> WB EX

EX ID

(6) may not have the outcome from (5)



Why is A is faster?

```
void regswap(int* a, int* b) {
   int temp = *a;
   *a = *b;
   *b = temp;
}
```

```
void xorswap(int* a, int* b) {
    *a ^= *b;
    *b ^= *a;
    *a ^= *b;
}
```

- What's the main reason why version B cannot outperform version A on modern processors?
 - A. Control hazards
 - B. Data hazards
 - C. Structural hazards



Why is A is faster?

```
void regswap(int* a, int* b) {
   int temp = *a;
   *a = *b;
   *b = temp;
}
```

```
void xorswap(int* a, int* b) {
    *a ^= *b;
    *b ^= *a;
    *a ^= *b;
}
```

- What's the main reason why version B cannot outperform version A on modern processors?
 - A. Control hazards
 - B. Data hazards
 - C. Structural hazards

Takeaways: pipeline processors

- Pipelining helps to improve the throughput of processors
 - Allowing shorter cycle time as each cycle only make progress for part of an instruction
 - Different pipeline stages work on different instructions concurrently
 - Theoretical CPI remains the same as single-cycle design and the throughput/speedup is in proportion to the speedup of cycle time
- Pipeline hazards prevent us from reaching the theoretical CPI
 - Structural hazards
 - Control hazards
 - Data hazards

Stall — the universal solution to pipeline hazards

Stall whenever we have a hazard

- Stall: the hardware allows the earlier instruction to proceed, all later instructions stay at the same stage
- Disable the pipeline register update for later instructions
- The stalled instructions still have the same input from the pipeline registers
- ID EX WB ① xorl %eax, %eax IF. ID MEM WB @ movl (%rdi), %ecx IF ID ID EX ID ID WB ③ addl %ecx, %eax IF @ addq \$4, %rdi IF IF. ID EX WB © cmpq %rdx, %rdi ID WB ID EX IF ID EX © jne .L3

⊕ ret

Slow! — 4 additional cycles

Structural Hazards

Dealing with the conflicts between ID/WB

- The same register cannot be read/written at the same cycle
- Better solution: write early, read late
 - Writes occur at the clock edge and complete long enough before the end of the clock cycle.
 - This leaves enough time for outputs to settle for reads
 - The revised register file is the default one from now!

```
① xorl %eax, %eax IF ID EX WB
② movl (%rdi), %ecx IF ID MEM WB
③ addl %ecx, %eax IF ID EX WB
```


How to with the conflicts between MEM and IF?

The memory unit can only accept/perform one request each

cycle


```
① xorl %eax, %eax IF ID EX WB
② movl (%rdi), %ecx IF ID AG MEM
③ addl %ecx, %eax
④ addq $4, %rdi
⑤ cmpq %rdx, %rdi
IF ID EX
IF ID EX
IF ID ID
IF ID
IF
```

"Split L1" cache!



DRAM

Split L1-\$



Both (2) and (3) want to "WB"

The memory unit can only accept/perform one request each cycle

```
① xorl %eax, %eax IF ID EX WB
② movl (%rdi), %ecx IF ID AG MEM WB
③ addl %ecx, %eax
④ addq $4, %rdi
⑤ cmpq %rdx, %rdi
IF ID ID
```

(3) has to stall

Structural Hazards

- Force later instructions to stall
- Improve the pipeline unit design to allow parallel execution
 - Write-first, read later register files
 - Split L1-Cache

Takeaways: pipeline processors

- Pipelining helps to improve the throughput of processors
 - Allowing shorter cycle time as each cycle only make progress for part of an instruction
 - Different pipeline stages work on different instructions concurrently
 - Theoretical CPI remains the same as single-cycle design and the throughput/speedup is in proportion to the speedup of cycle time
- Pipeline hazards prevent us from reaching the theoretical CPI
 - Structural hazards
 - Control hazards
 - Data hazards
- The most efficient approach to address structural hazards is to make the hardware available to support concurrent execution
 - Register file
 - Split caches


Control Hazards

How does the code look like? for (unsigned i = 0; i < size; ++i) {//taken when true

Branch taken simply means we are using branch target address as the next address

```
.LFB16:
                                                  cmpq %r12, %rbx
  endbr64
                                Branch taken
                                                  je .L14
  testl %esi, %esi
                                               L5:
  jle .L10
                                                  movq %rbx, %rdi
  movslq %esi, %rsi
                                                       %rbp, (%rbx)
                                                  cmpq
  pushq %r12
                                                  jl .L15
  leaq (%rdi,%rsi,8), %r12
                                                  call call_when_false@PLT
  pushq %rbp
                                                  addq
                                                        $8, %rbx
  movslq %edx, %rbp
                                                       %r12, %rbx
                                                  cmpq
  pushq %rbx
                                                  jne
                                                        . L5
  movq %rdi, %rbx
                                                .L14:
                       Branch taken
      .L5
  jmp
                                                  popq %rbx
  .p2align 4,,10
                                                       %eax, %eax
                                                  xorl
  .p2align 3
                                                        %rbp
                                                  popq
.L15:
                                                        %r12
                                                  popq
  call_when_true@PLT
                                                  ret
        $8, %rbx
  addq
                                        54
```

Why is "branch" problematic in performance?



The latency of executing the cmpq instruction

We have to wait almost as long as the latency of the previous instruction to make a decision — we cannot fetch anything before that

Announcements

- Plan your time carefully! Time management is a skill that could be more useful than all other things you learned from CSE142/L
- Office hours are there to help
- Assignment #3 due this Saturday
- Reading quiz due next Monday will release later today

Computer Science & Engineering

142



