
Programming on Modern Processors: The Single Thread Version

Hung-Wei Tseng

Recap: Super Scalar



If we loop many times (assume perfect predictor)


<u>_</u>									
① movl	(%rdi), %ecx		IF	ID	M1/ALU/BR	M2 E	vervt	hiM& v	ve ^W fleed
② addq	\$4, %rdi	1	(1) (2)						dy here
₃ addl	%ecx, %eax	2	(3)(4)	(1) (2)					
@ cmpq	%rdx, %rdi	3	(5)(6)	(3)(4)	(1)(2)			y can	
	•	4	(5)(6)	(3)(4)	7	(1)(2)	ех	ecute	e it?
<pre>⑤ jne</pre>	.L3	5	(5)(6)	(3)(4)			(1)(2)		
⊚ movl	(%rdi), %ecx	6	(5)(6)	(3)(4)				(1)(2)	
② addq	\$4, %rdi	7	(7)(8)	(5)(6)	(3)(4)				(1)(2)
® addĺ	%ecx, %eax	8	(9)(10)	(7)(8)	(5)(6)	(3)(4)			
	•	9	(9)(10)	(8)	(7)	(5)(6)	(3)(4)		
⊕ cmpq	%rdx, %rdi	10	(9)(10)	(8)		(7)	(5)(6)	(3)(4)	
10 jne	.L3	11	(9)(10)	(5)			(7)	(5)(6)	(3)(4)
11 movl	(%rdi), %ecx	12	(11)(12)	(9)(10)	(8)			(7)	(5)(6)
12 addq	\$4 %rdi		(11)(12)	(10)	(9)	(8)			(7)
_	VVI	y C	an't I sta	(11) (12)	(10)	(9)	(8)		
13 addl	%ecx, %eax load	ina	(6) & (1		(11) (12)	(10)	(9)	(8)	
(14) cmpq	%rdx, %rdi					(11)(12)	(10)	(9)	(8)
(15) ine	.L3						(11)	(10)	(9)

3


Recap: Super-Scalar + Register Renaming + Speculative Execution


- SuperScalar: fetching & issuing multiple instructions from the same process/ thread/running program at the same cycle
- Register Renaming & OoO Scheduling
 - Redirecting the output of an instruction instance to a physical register
 - Redirecting inputs of an instruction instance from architectural registers to correct physical registers
 - Executing an instruction all operands are ready (the values of depending physical registers are generated)
- Speculative execution: execute an instruction before the processor know if we need to execute or not
 - Storing results in reorder buffer before the processor knows if the instruction is going to be executed or not.
 - Retiring instructions only when all earlier-order instructions are retired

Recap: Register renaming




Recap: Through data flow graph analysis






12 cycles for every 11 memory instructions

If we have 11 loops, it will have 44 memory instructions, 77 instructions in total and take 48 cycles



Summary: Characteristics of modern processor architectures

- Multiple-issue pipelines with multiple functional units available
 - Multiple ALUs
 - Multiple Load/store units
 - Dynamic OoO scheduling to reorder instructions whenever possible
- Cache very high hit rate if your code has good locality
 - Very matured data/instruction prefetcher
- Branch predictors very high accuracy if your code is predictable
 - Perceptron
 - Tournament predictors



Outline

- Programming on modern processors exploiting instruction– level parallelism
- Simultaneous multithreading

Links Class No Mar



Linked list v.s. arrays

- We can use either a linked list or an array to store a list of data, compare the
 performance of the array (version A) and linked list (version B) implementations that
 can achieve the same outcome as below. Assume we have a processor with a
 reasonably good branch predictor and unlimited fetch/issue width, please identify the
 correct statements.
 - ① If the dataset is large, the A will outperform the B
 - ② If the dataset is small, there is very little performance difference between A and B
 - ③ If the dataset is small, B will outperform A as A has more branch instructions
 - 4 If the dataset is small, A will outperform B as A has fewer data dependencies

Linked list v.s. arrays

- We can use either a linked list or an array to store a list of data, compare the
 performance of the array (version A) and linked list (version B) implementations that
 can achieve the same outcome as below. Assume we have a processor with a
 reasonably good branch predictor and unlimited fetch/issue width, please identify the
 correct statements.
 - ① If the dataset is large, the A will outperform the B
 - ② If the dataset is small, there is very little performance difference between A and B
 - ③ If the dataset is small, B will outperform A as A has more branch instructions
 - 4 If the dataset is small, A will outperform B as A has fewer data dependencies

```
A. 0
B. 1
C. 2
D. 3
E. 4
```

Linked list v.s. arrays

- We can use either a linked list or an array to store a list of data, compare the
 performance of the array (version A) and linked list (version B) implementations that
 can achieve the same outcome as below. Assume we have a processor with a
 reasonably good branch predictor and unlimited fetch/issue width, please identify the
 correct statements.
 - If the dataset is large, the A will outperform the B
 - ② If the dataset is small, there is very little performance difference between A and B
 - ③ If the dataset is small, B will outperform A as A has more branch instructions
 - If the dataset is small, A will outperform B as A has fewer data dependencies

```
A. 0
B. 1
C. 2
D. 3
E. 4

for(i=0;i<size;i++)
{
    if(node[i].next)
    number_of_nodes++;
}


while(node)
{
    node = node->next;
    number_of_nodes++;
}
```

What if we have "unlimited" fetch/issue width — "linked list"

If we cannot improve the performance of executing movq 8(%rdi), %rdi we cannot improve the execution time. That's the "critical path"!

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );

① .L3:    movq    8(%rdi), %rdi
②    addl    $1, %eax
③    testq    %rdi, %rdi
④    jne    .L3
```




What if we have "unlimited" fetch/issue width — "linked list"

If we cannot improve the performance of executing movq 8(%rdi), %rdi we cannot improve the execution time. That's the "critical path"!

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );

① .L3: movq 8(%rdi), %rdi
② addl $1, %eax
③ testq %rdi, %rdi
④ jne .L3
```



What if we have "unlimited" fetch/issue width — "linked list"

MEM

(19)(20)


ALU

BR

If we cannot improve the performance of executing movq 8(%rdi), %rdi we cannot improve the execution time.

.L3

jne



Takeaways: programming modern processors

 The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible

Problem: Popcount

- The population count (or popcount) of a specific value is the number of set bits (i.e., bits in 1s) in that value.
- Applications
 - Parity bits in error correction/detection code
 - Cryptography
 - Sparse matrix
 - Molecular Fingerprinting
 - Implementation of some succinct data structures like bit vectors and wavelet trees.

Problem: Popcount

• Given a 64-bit integer number, find the number of 1s in its binary representation.

• Example 1:

Input: 59487

Output: 9

Explanation: 59487's binary representation is

Ob10110010100001111

```
int main(int argc, char *argv[]) {
     uint64_t key = 0xdeadbeef;
     int count = 1000000000;
     uint64_t sum = 0;
     for (int i=0; i < count; i++)
         sum += popcount(RandLFSR(key));
     printf("Result: %lu\n", sum);
     return sum;
```



Five implementations

Which of the following implementations will perform the best on modern

pipeline processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x) {
     c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
    c += x \& 1;
    x = x >> 1;
   return c;
inline int popcount(uint64_t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
     for (uint64_t i = 0; i < 16; i++)
         c += table[(x & 0xF)];
         x = x \gg 4;
     return c;
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x & 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x \gg 4;
     return c;
```

Five implementations

Which of the following implementations will perform the best on modern pipeline

processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
line int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0:
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x \gg 4;
     return c;
```



- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - 3 B has significantly fewer branch instructions than A
 - B has better CPI than A
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - 3 B has significantly fewer branch instructions than A
 - B has better CPI than A

```
A. 0
```

B. 1

C. 2

D. 3

E. 4


```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
%eax, %ecx
            movl
                    $1, %ecx
            andl
                    %ecx, %edx
            addl
            shrq
                    %rax
                                       %ecx, %eax
                               movl
            jne
                     .L6
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
            5*n instructions
                                       %rcx, %rdx
                               movq
                               shrq
                                       %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                                       %rcx, %rax
                               movq
                               shrq
                                       $2, %rax
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
                                       %rcx, %rdx
                               movq
17*(n/4) = 4.25*n instructions
                               shrq
                                       $3, %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                               shrq
                                       $4, %rcx
                               jne
                                        .L6
```

Only one branch for four iterations in A



- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - B has significantly fewer branch instructions than A
 - B has better CPI
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.



- How many of the following statements explains the reason why B outperforms C with compiler optimizations
 - ① C has lower dynamic instruction count than B
 - ② C has significantly lower branch mis-prediction rate than B
 - ③ C has significantly fewer branch instructions than B
 - C has better CPI than B
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

- How many of the following statements explains the reason why B outperforms C with compiler optimizations
 - ① C has lower dynamic instruction count than B
 - ② C has significantly lower branch mis-prediction rate than B
 - ③ C has significantly fewer branch instructions than B
 - C has better CPI than B

```
A. 0
```


B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```



 How many of the following statements explains the reason why B outperforms C with compiler optimizations

C has lower dynamic instruction count than B conly needs one load, one shift, the same amount of iterations

② C has significantly lower branch mis-prediction rate than B

4 C has better CPI than B Probably not. In fact, the load may have negative effect without architectural supports

A. 0

C. 2

D. 3

```
inline int popcount(uint64_t x) {
        int c = 0;
        int table[16] = \{0, 1, 1, 2, 1,
   2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
        while(x)
0
            c += table[(x & 0xF)];
            x = x \gg 4;
        return c;
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x)
     c += x & 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
     c += x & 1;
     x = x \gg 1;
   return c;
```

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.
- With caches, we can potentially use small lookup tables to replace more expensive data dependent operations



- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D has better CPI than C

```
A. O
B. 1
C. 2
D. 3
E. 4

inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D has better CPI than C

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

Loop unrolling eliminates all branches!

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1, 2, 2, 3, 1, 2, 2, 3, 2, 3, 4\};
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
     return c;
```

 How many of the following statements explains the main reason why B outperforms C with compiler optimizations

D has lower dynamic instruction count than C

— Compiler can do loop unrolling — no branches

D has significantly lower branch mis-prediction rate than C

— Could be

D has significantly fewer branch instructions than C

4 D has better CPI than C —about the same

— maybe eliminated through loop unrolling...

```
A. O
B. 1
C. 2

inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
```

return c;

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.
- With caches, we can potentially use small lookup tables to replace more expensive data dependent operations
- Making your code more predictable is the key!
 - · Compilers can confidently perform aggressive optimizations
 - Branch predictors can be more accurate
 - Cache miss rate can be really low

Why is E the slowest?

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

Ш

It's not predicting "taken" or "not taken", it's about which address to jump — hard

```
.L11:
                %r9, %rcx for BPUs
        mova
                $15, %ecx
        andl
       movslq (%r8,%rcx,4), %rcx
        addq
                %r8, %rcx
       notrack jmp
                        *%rcx
.L7:
                .L5-.L7
        .long
                .L10-.L7
        .long
                .L10-.L7
        .long
                .L9-.L7
        .long
                                    .L9:
        .long
                .L10-.L7
                .L9-.L7
        .long
                                             .cfi_restore_state
                .L9-.L7
        .long
                                                      $2, %eax
                                             addl
                .L8-.L7
        .long
                                                      .L5
                                             imp
                .L10-.L7
        .long
                                             .p2align 4,,10
                .L9-.L7
        .long
                                             .p2align 3
                .L9-.L7
        .long
                                    .L10:
        .long
                .L8-.L7
                                             addl
                                                      $1, %eax
                .L9-.L7
        .long
                                                      .L5
                                             jmp
        .long
                .L8-.L7
                                             .p2align 4,,10
        .long
                .L8-.L7
        .long
                .L6-.L7
                                             .p2align 3
.L8:
                                    .L6:
                $3, %eax
        addl
                                             addl
                                                      $4, %eax
.L5:
                                                      .L5
                                             jmp
                $4, %r9
        shrq
                $1, %rsi
        subq
                .L11
        jne
        cltq
```

addq

subl

jne

%rax, %rbx

\$1, %edi

.L12

Why is E the slowest?

How many of the following statements explains the main reason why

B outperforms C with compiler optimizations

- ① E has the most dynamic instruction count
- E has the highest branch mis-prediction rate
- ③ E has the most branch instructions
- 4 E can incur the most data hazards than others

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c:
```

Hardware acceleration

- Because popcount is important, both intel and AMD added a POPCNT instruction in their processors with SSE4.2 and SSE4a
- In C/C++, you may use the intrinsic "_mm_popcnt_u64" to get # of "1"s in an unsigned 64-bit number
 - You need to compile the program with -m64 -msse4.2 flags to enable these new features

```
#include <smmintrin.h>
inline int popcount(uint64_t x) {
    int c = _mm_popcnt_u64(x);
    return c;
}
```

Takeaways: programming modern processors

- The key to efficient code is exploiting as much instruction-level parallelism (ILP) or say higher instructions per cycle (IPC) or lower cycles per instruction (CPI) as possible
- Loop unrolling is effective as control overhead is still significant despite we have branch predictors and OoO.
- With caches, we can potentially use small lookup tables to replace more expensive data dependent operations
- Making your code more predictable is the key!
 - Compilers can confidently perform aggressive optimizations
 - Branch predictors can be more accurate
 - Cache miss rate can be really low
- If there is a hardware feature supporting the desire computation we should try it!

Tips of programming on modern processors

- Minimize the critical path operations
 - Don't forget about optimizing cache/memory locality first!
 - Memory latencies are still way longer than any arithmetic instruction
 - Can we use arrays/hash tables instead of lists?
 - Branch can be expensive as pipeline get deeper
 - Sorting
 - Loop unrolling
 - Still need to carefully avoid long latency operations (e.g., mod)
- Since processors have multiple functional units code must be able to exploit instruction-level parallelism
 - Hide as many instructions as possible under the "critical path"
 - Try to use as many different functional units simultaneously as possible
- Modern processors also have accelerated instructions
- Compiler can do fairly go optimizations, but with limitations

Announcements

- Assignment #4 due this Saturday
- Last reading quiz due next Tuesday. Will be up later today.
- Assignment #5 due next Thursday. Will be up later tomorrow.
- Datahub service will be non-reachable between 6p-10p tomorrow due to an emergency maintenance of UCR's network

Computer Science & Engineering

142



