
# Memory Hierarchy (2): The A, B, Cs of Caches

Hung-Wei Tseng

#### Recap: the "latency" gap between CPU and DRAM



Recap: Memory Hierarchy **Processor** fastest 1 **Processor** < 1ns Core fastest L1\$ Registers 32 or L2\$ SRAM\$ a few ns L3\$ larger GBs **DRAM** tens of ns TBs Storage us/ms larger

## **Recap: Data locality**

Which description about locality of arrays matrix and vector in the following

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

## Recap: Code also has locality

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
next instruction —
                  spatial locality
i = 0;
₩hile(i < m) {
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

keep going to the

## Recap: inside out our memory hierarchy

- Memory access time is the most critical performance problem
  - One memory operation is as expensive as 50 arithmetic operations
  - Processor has to fetch instructions from memory
  - We have an average of 33% of data memory access instructions!
- Hierarchical caching with small amount of SRAMs will work if we can efficiently capture data and instructions
- Caching is possible! Most of time, we only work on a small amount of data!
  - Spatial locality
  - Temporal locality

#### **Outline**

- Designing a cache that captures the predictability
- The A, B, Cs of caches
- Estimating how cache friendly is our code

Processor Core

Registers


Let's cache a "block"!


mov1 (0x0024), %eax

mov1 (0x0024), %eax



EE FF EE FF BB DD НН CC GG CC BB CC DD GG BB CC DD HH GG DD GG GG GG the address in each block starts with the same "prefix"





What's a block?

0x0011,

the offset of the byte within a block

the data in memory

**0123456789ABCDEF** 

0x0000, 0x0001, 0x00002, ..., 0x000F This is CS 203: ..., 0x001 F Advanced Compute

the byte addresses of each byte in the block

the address in each block starts with the same "prefix"

0x0012,



# How to tell who is there?

This is CS 203: **Advanced Compute** r Architecture! This is CS 203: Advanced Compute r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203: **Advanced Compute** r Architecture! This is CS 203:

**0123456789ABCDEF** 

## Processor Core Registers

#### How to tell who is there?

prefix in each block

tag array
the common address \_\_\_\_\_\_ ox000

y 0123456789ABCDEF

| 0x000 | This is CS 203:  |
|-------|------------------|
| 0x001 | Advanced Compute |
| 0xF07 | r Architecture!  |
| 0x100 | This is CS 203:  |
| 0x310 | Advanced Compute |
| 0x450 | r Architecture!  |
| 0x006 | This is CS 203:  |
| 0x537 | Advanced Compute |
| 0x266 | r Architecture!  |
| 0x307 | This is CS 203:  |
| 0x265 | Advanced Compute |
| 0x80A | r Architecture!  |
| 0x620 | This is CS 203:  |
| 0x630 | Advanced Compute |
| 0x705 | r Architecture!  |
| 0x216 | This is CS 203:  |
|       |                  |

How to tell w block offset

tag

Tell if the block here can be used Tell if the block here is modified

tag data 0123456789ABCDEF

Registers

**Processor** 

Core

1w 0x0008

lw 0x4848

0x404 not found,
go to lower-level memory

|   |   |       | <b>0123456789ABCDEF</b> |
|---|---|-------|-------------------------|
| 1 | 1 | 0x000 | This is CSE1 3:         |
| 1 | 1 | 0x001 | Advanced Compute        |
| 1 | 0 | 0xF07 | r Architecture!         |
| 0 | 1 | 0x100 | This is CS 203:         |
| 1 | 1 | 0x310 | Advanced Compute        |
| 1 | 1 | 0x450 | r Architecture!         |
| 0 | 1 | 0x006 | This is CS 203:         |
| 0 | 1 | 0x537 | Advanced Compute        |
| 1 | 1 | 0x266 | r Architecture!         |
| 1 | 1 | 0x307 | This is CS 203:         |
| 0 | 1 | 0x265 | Advanced Compute        |
| 0 | 1 | 0x80A | r Architecture!         |
| 1 | 1 | 0x620 | This is CS 203:         |
| 1 | 1 | 0x630 | Advanced Compute        |
| 1 | 0 | 0x705 | r Architecture!         |
| 0 | 1 | 0x216 | This is CS 203:         |
|   |   |       |                         |

#### **Blocksize** == Linesize


```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE_ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
                                        10
    LEVEL2_CACHE_LINESIZE
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4 CACHE LINESIZE
```

## Take-aways: designing caches

- Basic cache structures
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Tags to distinguish cached blocks

# Put everything all together: How cache interacts with CPU

## Processor/cache interaction




- Processor sends memory access request to L1-\$
  - if hit & it's a read
    - Read: return data
    - Write: Update "ONLY" in L1 and set
       DIRTY Why don't we write to L2?
  - if miss
    - Fetch the requesting block from lowerlevel memory hierarchy and place in the cache
       What if we
    - Present the write set DIRTY

run out of \$
blocks?

— Too slow

## Processor/cache interaction



- Processor sends memory access request to L1-\$
  - if hit & it's a read
    - Read: return data
    - Write: Update "ONLY" in L1 and set DIRTY

#### if miss


- If there an empty block place the data there
- If NOT (most frequent case) select a victim
   block
  - Least Recently Used (LRU) policy

What if the victim block is modified?

— ignoring the update is not acceptable!

DIRTY


## Processor/cache interaction



- Processor sends memory access request to L1-\$
  - if hit & it's a read
    - Read: return data
    - Write: Update "ONLY" in L1 and set DIRTY
  - if miss
    - If there an empty block place the data there
    - If NOT (most frequent case) select a **victim block** 
      - Least Recently Used (LRU) policy
    - If the victim block is "dirty" & "valid"
      - Write back the block to lower-level memory hierarchy
      - If write-back or fetching causes any miss, repeat the same process
    - Fetch the requesting block from lower-level memory hierarchy and place in the cache
    - Present the write "ONLY" in L1 and set DIRTY

## Take-aways: designing caches

- Basic cache structures
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use



#### Tell if the block here can be used Tell if the block here is modified


| <b>8</b> | ٥ | tag   | <b>0123456789ABCDEF</b> |
|----------|---|-------|-------------------------|
| 1        | 1 | 0x000 | This is CSE1 3:         |
| 1        | 1 | 0x001 | Advanced Compute        |
| 1        | 0 | 0xF07 | r Architecture!         |
| 0        | 1 | 0x100 | This is CS 203:         |
| 1        | 1 | 0x310 | Advanced Compute        |
| 1        | 1 | 0x450 | r Architecture!         |
| 0        | 1 | 0x006 | This is CS 203:         |
| 0        | 1 | 0x537 | Advanced Compute        |
| 1        | 1 | 0x266 | r Architecture!         |
| 1        | 1 | 0x307 | This is CS 203:         |
| 0        | 1 | 0x265 | Advanced Compute        |
| 0        | 1 | 0x80A | r Architecture!         |
| 1        | 1 | 0x620 | This is CS 203:         |
| 1        | 1 | 0x630 | Advanced Compute        |
| 1        | 0 | 0x705 | r Architecture!         |
| 0        | 1 | 0x216 | This is CS 203:         |

tan

Processor Core

Registers

Hash-like structure — direct-mapped cache



## Take-aways: designing caches

- Basic cache structures
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
  - Hash block into "sets" to reduce the search time

**Processor** Core

Registers

Hash-like structure — direct-mapped cache

block offset tag inde load 0x00


0x40 load

0x40 not found, go to lower-level memo

The biggest issue with hash is — Collision!

| V | D | tag  | data<br>0123456789ABCDEF |
|---|---|------|--------------------------|
| 1 | 1 | 0x00 | This is CS 203:          |
| 1 | 1 | 0x10 | Advanced Compute         |
| 1 | 0 | 0xA1 | r Architecture!          |
| 0 | 1 | 0x10 | This is CS 203:          |
| 1 | 1 | 0x31 | Advanced Compute         |
| 1 | 1 | 0x45 | r Architecture!          |
| 0 | 1 | 0x41 | This is CS 203:          |
| 0 | 1 | 0x68 | Advanced Compute         |
| 1 | 1 | 0x29 | r Architecture!          |
| 1 | 1 | 0xDE | This is CS 203:          |
| 0 | 1 | 0xCB | Advanced Compute         |
| 0 | 1 | 0x8A | r Architecture!          |
| 1 | 1 | 0x60 | This is CS 203:          |
| 1 | 1 | 0x70 | Advanced Compute         |
| 1 | 0 | 0x10 | r Architecture!          |
| 0 | 1 | 0x11 | This is CS 203:          |

## Way-associative cache




## What is Associativity?

```
[5]: # Your CS203 Cluster
     ! cs203 demo "lscpu | grep 'Model name'; getconf -a | grep CACHE"
    ssh htseng@horsea " srun -N1 -p datahub lscpu | grep 'Model name'"
                                         12th Gen Intel(R) Core(TM) i3-12100F
    Model name:
    ssh htseng@horsea " srun -N1 -p datahub getconf -a | grep CACHE"
    LEVEL1_ICACHE_SIZE
                                        32768
    LEVEL1_ICACHE ASSOC
    LEVEL1_ICACHE_LINESIZE
                                        64
    LEVEL1_DCACHE_SIZE
                                        49152
    LEVEL1_DCACHE_ASSOC
                                        12
    LEVEL1_DCACHE_LINESIZE
                                        64
    LEVEL2_CACHE_SIZE
                                        1310720
    LEVEL2_CACHE_ASSOC
    LEVEL2_CACHE_LINESIZE
                                        64
    LEVEL3 CACHE SIZE
                                        12582912
    LEVEL3_CACHE_ASSOC
                                        12
    LEVEL3_CACHE_LINESIZE
                                        64
    LEVEL4_CACHE_SIZE
    LEVEL4_CACHE_ASSOC
    LEVEL4_CACHE_LINESIZE
```

## Take-aways: designing caches

- Basic cache structures
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
  - Hash block into "sets" to reduce the search time
  - Set-associativity to reduce the "collision" problem

## Way-associative cache



# The A, B, Cs of your cache

#### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Linesize)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



## Corollary of C = ABS

tag index offset 0b00001000001000001000

memory address:

- number of bits in **b**lock offset  $log_2(B)$
- number of bits in **s**et index:  $log_2(S)$
- tag bits: address\_length  $log_2(S)$   $log_2(B)$ 
  - address\_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block\_size) % S = set index



## **NVIDIA Tegra X1**

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



## **NVIDIA Tegra X1**

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

#### Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above

$$32 \times 1024 = 4 \times 64 \times S$$
  
 $S = 128$   
 $Offset = log_2(64) = 6$   
 $Index = log_2(128) = 7$ 

Tag = 64 - 7 - 6 = 51

 $C = A \times B \times S$ 



### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 48KB, 12-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 48KB, 12-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct

$$C = A \times B \times S$$

$$48 \times 1024 = 12 \times 64 \times S$$

$$S = 64$$

$$Offset = log_2(64) = 6$$

$$Index = log_2(64) = 6$$

$$Tag = 64 - 6 - 6 = 52$$

## Take-aways: designing caches

- Basic cache structures
  - Caching in granularity of a block to capture spatial locality
  - Caching multiple blocks to keep frequently used data temporal locality
  - Tags to distinguish cached blocks
- Hierarchical caching data must be presented on the top level (L1) before the processor can use
- Optimizing cache structures
  - Hash block into "sets" to reduce the search time
  - Set-associativity to reduce the "collision" problem
- C = A B S
  - C: capacity
  - A: Associativity
  - S: Number of sets
  - Ig(S): Number of bits in set index
  - Ig(B): Number of bits in block offset


## Estimating code performance on caches

## Simulate a direct-mapped cache

 A direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks = 
$$\frac{256}{16}$$
 = 16

- lg(16) = 4 : 4 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits



#### Matrix vector revisited

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```



## Matrix vector revisited tag index

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

```
tag
```

|   | OV |
|---|----|
| d | CA |


| <u> </u> |                               |   |
|----------|-------------------------------|---|
|          | Address (Hex)                 | Address (Binary)  |
| &a[0][0] | 0x558FE0A1D3 <mark>3</mark> 0 | 0b10101100011111111000001010000111010011 <mark>0011</mark> 0000 |
| &b[0]    | 0x558FE0A1DC <mark>3</mark> 0 | 0b1010110001111111100000101000011101110                         |
| &a[0][1] | 0x558FE0A1D3 <mark>3</mark> 8 | 0b10101100011111111000001010000111010011 <mark>0011</mark> 1000 |
| &b[1]    | 0x558FE0A1DC <mark>3</mark> 8 | 0b1010110001111111100000101000011101110                         |
| &a[0][2] | 0x558FE0A1D3 <mark>4</mark> 0 | 0b10101100011111111000001010000111010011 <mark>0100</mark> 0000 |
| &b[2]    | 0x558FE0A1DC40                | 0b1010110001111111100000101000011101110                         |
| &a[0][3] | 0x558FE0A1D3 <mark>4</mark> 8 | 0b10101100011111111000001010000111010011 <mark>0100</mark> 1000 |
| &b[3]    | 0x558FE0A1DC <mark>4</mark> 8 | 0b1010110001111111100000101000011101110                         |
| &a[0][4] | 0x558FE0A1D3 <mark>5</mark> 0 | 0b10101100011111111000001010000111010011 <mark>0101</mark> 0000 |
| &b[4]    | 0x558FE0A1DC <mark>5</mark> 0 | 0b1010110001111111100000101000011101110                         |
| &a[0][5] | 0x558FE0A1D3 <mark>5</mark> 8 | 0b10101100011111111000001010000111010011 <mark>0101</mark> 1000 |
| &b[5]    | 0x558FE0A1DC <mark>5</mark> 8 | 0b1010110001111111100000101000011101110                         |
| &a[0][6] | 0x558FE0A1D3 <mark>6</mark> 0 | 0b10101100011111111000001010000111010011 <mark>0110</mark> 0000 |
| &b[6]    | 0x558FE0A1DC60                | 0b1010110001111111100000101000011101110                         |
| &a[0][7] | 0x558FE0A1D3 <mark>6</mark> 8 | 0b10101100011111111000001010000111010011 <mark>0110</mark> 1000 |
| &b[7]    | 0x558FE0A1DC <mark>6</mark> 8 | 0b1010110001111111100000101000011101110                         |
| &a[0][8] | 0x558FE0A1D3 <mark>7</mark> 0 | 0b10101100011111111000001010000111010011 <mark>0111</mark> 0000 |
| &b[8]    | 0x558FE0A1DC70                | 0b1010110001111111100000101000011101110                         |
| &a[0][9] | 0x558FE0A1D3 <mark>7</mark> 8 | 0b10101100011111111000001010000111010011 <mark>0111</mark> 1000 |
| &b[9]    | 0x558FE0A1DC <mark>7</mark> 8 | 0b1010110001111111100000101000011101110                         |

## Simulate a direct-mapped cache

| V | D | Tag          | Data          |                |
|---|---|--------------|---------------|----------------|
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 1 | 0 | 0x558FE0A1DC | _b[0], b[1]   |                |
| 1 | 0 | 0x558FE0A1DC | _b[2], b[3] _ |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              | This cache    | doesn't work!! |
| 0 | 0 |              |               | ollisions!     |
| 0 | 0 |              |               | omsions:       |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |
| 0 | 0 |              |               |                |

|          | Address (Hex | )  |     |
|----------|--------------|----|-----|
| &a[0][0] | 0x558FE0A1D3 | 30 | mis |
| &b[0]    | 0x558FE0A1DC | 30 | mis |
| &a[0][1] | 0x558FE0A1D3 | 38 | mis |
| &b[1]    | 0x558FE0A1DC | 38 | mis |
| &a[0][2] | 0x558FE0A1D3 | 40 | mis |
| &b[2]    | 0x558FE0A1DC | 40 | mis |
| &a[0][3] | 0x558FE0A1D3 | 48 | mis |
| &b[3]    | 0x558FE0A1DC | 48 | mis |
| &a[0][4] | 0x558FE0A1D3 | 50 | mis |
| &b[4]    | 0x558FE0A1DC | 50 | mis |
| &a[0][5] | 0x558FE0A1D3 | 58 | mis |
| &b[5]    | 0x558FE0A1DC | 58 | mis |
| &a[0][6] | 0x558FE0A1D3 | 60 | mis |
| &b[6]    | 0x558FE0A1DC | 60 | mis |
| &a[0][7] | 0x558FE0A1D3 | 68 | mis |
| &b[7]    | 0x558FE0A1DC | 68 | mis |
| &a[0][8] | 0x558FE0A1D3 | 70 | mis |
| &b[8]    | 0x558FE0A1DC | 70 | mis |
| &a[0][9] | 0x558FE0A1D3 | 78 |     |
| &b[9]    | 0x558FE0A1DC | 78 |     |

## Way-associative cache



## Now, 2-way, same-sized cache

 A 2-way cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks = 
$$\frac{256}{16}$$
 = 16  
• # of sets =  $\frac{16}{2}$  = 8 (2-way: 2 blocks in a set)

- lg(8) = 3:3 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits
- For example: 0x 8 0 0 0 0 0 0 8 0 = 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

## Matrix vector revisited tag index

```
tag index
```

```
for(uint64_t i = 0; i < m; i++) {
    result = 0;
    for(uint64_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

|          | Address (Hex)                 | Address (Binary)   |
|----------|-------------------------------|--|
| &a[0][0] | 0x558FE0A1D3 <mark>3</mark> 0 | 0b10101100011111110000010100001110100110 <mark>011</mark> 0000 |
| &b[0]    | 0x558FE0A1DC <mark>3</mark> 0 | 0b10101100011111110000010100001110111000 <mark>011</mark> 0000 |
| &a[0][1] | 0x558FE0A1D3 <mark>3</mark> 8 | 0b10101100011111110000010100001110100110 <mark>011</mark> 1000 |
| &b[1]    | 0x558FE0A1DC <mark>3</mark> 8 | 0b1010110001111111100000101000011101110                        |
| &a[0][2] | 0x558FE0A1D340                | 0b10101100011111110000010100001110100110 <mark>100</mark> 0000 |
| &b[2]    | 0x558FE0A1DC40                | 0b10101100011111110000010100001110111000 <mark>100</mark> 0000 |
| &a[0][3] | 0x558FE0A1D348                | 0b10101100011111110000010100001110100110 <mark>100</mark> 1000 |
| &b[3]    | 0x558FE0A1DC48                | 0b1010110001111111100000101000011101110                        |
| &a[0][4] | 0x558FE0A1D350                | 0b10101100011111110000010100001110100110 <mark>101</mark> 0000 |
| &b[4]    | 0x558FE0A1DC50                | 0b10101100011111110000010100001110111000 <mark>101</mark> 0000 |
| &a[0][5] | 0x558FE0A1D358                | 0b10101100011111110000010100001110100110 <mark>101</mark> 1000 |
| &b[5]    | 0x558FE0A1DC58                | 0b10101100011111110000010100001110111000 <mark>101</mark> 1000 |
| &a[0][6] | 0x558FE0A1D360                | 0b10101100011111110000010100001110100110 <mark>110</mark> 0000 |
| &b[6]    | 0x558FE0A1DC60                | 0b10101100011111110000010100001110111000 <mark>110</mark> 0000 |
| &a[0][7] | 0x558FE0A1D368                | 0b10101100011111110000010100001110100110 <mark>110</mark> 1000 |
| &b[7]    | 0x558FE0A1DC68                | 0b1010110001111111100000101000011101110                        |
| &a[0][8] | 0x558FE0A1D370                | 0b10101100011111110000010100001110100110 <mark>111</mark> 0000 |
| &b[8]    | 0x558FE0A1DC70                | 0b10101100011111110000010100001110111000 <mark>111</mark> 0000 |
| &a[0][9] | 0x558FE0A1D378                | 0b10101100011111110000010100001110100110 <mark>111</mark> 1000 |
| &b[9]    | 0x558FE0A1DC78                | 0b1010110001111111100000101000011101110                        |

## Simulate a 2-way cache

| V | D | Tag          | Data             | V | D | Tag          | Data       |
|---|---|--------------|------------------|---|---|--------------|------------|
| 0 | 0 |              |                  | 0 | 0 |              |            |
| 0 | 0 |              |                  | 0 | 0 |              |            |
| 0 | 0 |              |                  | 0 | 0 |              |            |
| 1 | 0 | 0xAB1FC143A6 | a[0][0], a[0][1] | 1 | 0 | 0xAB1FC143B8 | b[0], b[1] |
| 1 | 0 | 0xAB1FC143A6 | a[0][2], a[0][3] | 1 | 0 | 0xAB1FC143B8 | b[2], b[3] |
| 0 | 0 |              |                  | 0 | 0 |              |            |
| 0 | 0 |              |                  | 0 | 0 |              |            |
| 0 | 0 |              |                  | 0 | 0 |              |            |

|          | Address (Hex)  | Tag          | Index |      |
|----------|----------------|--------------|-------|------|
| &a[0][0] | 0x558FE0A1D330 | 0xAB1FC143A6 | 0x3   | miss |
| &b[0]    | 0x558FE0A1DC30 | 0xAB1FC143B8 | 0x3   | miss |
| &a[0][1] | 0x558FE0A1D338 | 0xAB1FC143A6 | 0x3   | hit  |
| &b[1]    | 0x558FE0A1DC38 | 0xAB1FC143B8 | 0x3   | hit  |
| &a[0][2] | 0x558FE0A1D340 | 0xAB1FC143A6 | 0x4   | miss |
| &b[2]    | 0x558FE0A1DC40 | 0xAB1FC143B8 | 0x4   | miss |
| &a[0][3] | 0x558FE0A1D348 | 0xAB1FC143A6 | 0x4   | hit  |
| &b[3]    | 0x558FE0A1DC48 | 0xAB1FC143B8 | 0x4   | hit  |
| &a[0][4] | 0x558FE0A1D350 | 0xAB1FC143A6 | 0x5   | miss |
| &b[4]    | 0x558FE0A1DC50 | 0xAB1FC143B8 | 0x5   | miss |
| &a[0][5] | 0x558FE0A1D358 | 0xAB1FC143A6 | 0x5   | hit  |
| &b[5]    | 0x558FE0A1DC58 | 0xAB1FC143B8 | 0x5   | hit  |
| &a[0][6] | 0x558FE0A1D360 | 0xAB1FC143A6 | 0x6   | miss |
| &b[6]    | 0x558FE0A1DC60 | 0xAB1FC143B8 | 0x6   | miss |
| &a[0][7] | 0x558FE0A1D368 | 0xAB1FC143A6 | 0x6   | hit  |
| &b[7]    | 0x558FE0A1DC68 | 0xAB1FC143B8 | 0x6   | hit  |
| &a[0][8] | 0x558FE0A1D370 | 0xAB1FC143A6 | 0x7   | miss |
| &b[8]    | 0x558FE0A1DC70 | 0xAB1FC143B8 | 0x7   | miss |
| &a[0][9] | 0x558FE0A1D378 | 0xAB1FC143A6 | 0x7   | hit  |
| &b[9]    | 0x558FE0A1DC78 | 0xAB1FC143B8 | 0x7   | hit  |



## **NVIDIA Tegra X1**

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



#### Announcement

- Reading quiz #4 due Wednesday before the lecture
- Assignment #2 due this Saturday
  - You should run the performance measurement yourself and calculate results based on that — everyone should have a different answer
  - All questions this time require correct estimations in cache performance to help you better prepare the examines

# Computer Science & Engineering

142



