
Baseline
T = 0,95
T = 0,90
T = 0,85
T = 0,80
T = 0,75
T = 0,70
Zona de economia
Utilização de LUT + FF + DSP (% do total da FPGA)
5.2
5.0
4.8
4.6
4.4
4.2
Baseline: 4.68%
(4584 LUT+FF+DSP)
T=0,70 (p=350)
Economia: +0.24 pp
(-5.1% vs baseline)
T=0,95 (p=350)
Economia: +0.27 pp
(-5.8% vs baseline)
0
230
350
Paciência