
Baseline
T = 0,95
T = 0,90
T = 0,85
T = 0,80
T = 0,75
T = 0,70
Zona de economia
Baseline: 5.10%
(4998 LUT+FF+DSP)
T=0,70 (p=350)
Economia: +0.14 pp
(-2.7% vs baseline)
T=0,95 (p=350)
Economia: +0.36 pp
(-7.1% vs baseline)
Utilização de LUT + FF + DSP (% do total da FPGA)
Paciência
5.8
5.6
5.4
5.2
5.0
4.8
4.6
4.4
0
230
350