
Comparativo de Economia de Recursos (k=3 vs k=5)
[Tooltips: economia em pp da FPGA e % de redução vs baseline correspondente]
Kernel 3×3
Kernel 5×5
LUT (bl: 2492)
FF (bl: 2087)
DSP (bl: 5)
LUT (bl: 2725)
FF (bl: 2269)
DSP (bl: 4)
Economia vs. Baseline (pp do total da FPGA)
Threshold (SSIM Treino)
0,95
0,90
0,85
0,80
0,75
0,70
+0.35 p.p. (-4.6%)
+0.23 p.p. (-7.1%)
+0.83 p.p. (-20.0%)
+0.26 p.p. (-3.4%)
+0.21 p.p. (-6.7%)
+0.58 p.p. (-6.9%)
+0.16 p.p. (-4.5%)
+0.57 p.p. (-6.8%)
+0.12 p.p. (-3.4%)
+0.61 p.p. (-7.3%)
+0.12 p.p. (-3.6%)
+0.56 p.p. (-6.7%)
+0.10 p.p. (-2.8%)
+0.67 p.p. (-8.0%)
+0.14 p.p. (-3.9%)
0.0 (0%)