
LUT (bl: 2492 un. | 7.64% FPGA)
FF (bl: 2087 un. | 3.20% FPGA)
DSP (bl: 5 un. | 4.17% FPGA)
Economia vs. Baseline
0.0
0.2
0.4
0.6
0.8
1.0
+0.35 p.p. (-4.6%)
+0.23 p.p. (-7.1%)
+0.83 p.p. (-20.0%)
+0.26 p.p. (-3.4%)
+0.21 p.p. (-6.7%)
+0.83 p.p. (-20.0%)
+0.26 p.p. (-3.4%)
+0.21 p.p. (-6.7%)
+0.83 p.p. (-20.0%)
+0.26 p.p. (-3.4%)
+0.21 p.p. (-6.7%)
+0.83 p.p. (-20.0%)
+0.26 p.p. (-3.4%)
+0.21 p.p. (-6.7%)
+0.83 p.p. (-20.0%)
+0.26 p.p. (-3.4%)
+0.21 p.p. (-6.7%)
+0.83 p.p. (-20.0%)
0,95
0,90
0,85
0,80
0,75
0,70
Threshold de Qualidade Exigido