
LUT (bl: 2725 un. | 8.36% FPGA)
FF (bl: 2269 un. | 3.48% FPGA)
DSP (bl: 4 un. | 3.33% FPGA)
Economia vs. Baseline
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
+0.58 p.p. (-6.9%)
+0.16 p.p. (-4.5%)
0.0 p.p. (0%)
+0.57 p.p. (-6.8%)
+0.12 p.p. (-3.4%)
0.0 p.p. (0%)
+0.61 p.p. (-7.3%)
+0.12 p.p. (-3.6%)
0.0 p.p. (0%)
+0.56 p.p. (-6.7%)
+0.10 p.p. (-2.8%)
0.0 p.p. (0%)
+0.56 p.p. (-6.7%)
+0.10 p.p. (-2.8%)
0.0 p.p. (0%)
+0.67 p.p. (-8.0%)
+0.14 p.p. (-3.9%)
0.0 p.p. (0%)
0,95
0,90
0,85
0,80
0,75
0,70
Threshold de Qualidade Exigido