2022 Digital IC Design Homework 3


| Student ID E94084040 Simulation Result | NAME | 講明祥 | | | | | | |
|--|--|------------|------------|--|---------|-----------|-------|--|
| Functional simulation (encoder) (decoder) (your pre-sim result) encoder/decoder img0 **gris fall, *emerit, 18, *prit, | Student ID | | | | | | | |
| Simulation | Simulation Result | | | | | | | |
| (your pre-sim result) encoder/decoder img0 gris falls, especifi, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | Functional | Pass/ Fail | Pass/ Fail | Gate-level | Pass/ F | ail Pass/ | Fail | |
| # cycle chals, epect(1,1,0) - pet(1,1,0) > has cycle chall, epect(1,1,0) - pet(1,1,0) > has cycle chals, epect(1,1,0) - pet(1,1,0) > has cycle chall, epect(| simulation | (encoder) | (decoder) | simulation | (encode | er) (deco | oder) | |
| img0 - cycle chast, espect(1,10) , pet(1,10) > has equil chast, espect(1,10) > has equil chast, espec | | | | (your post-sim result) encoder/decoder | | | | |
| Cycle 1034, egent(1,1,0) et(1,1,0) > has | 1 | | | img0 | | | | |
| ** *** Note: & finish : C://Bers/Bers/Destrop/IC BM/BM3/tb_Encoder.ev(250) | cycle 03a12, expect(7,7,8) , get(7,7,8) >> Pass cycle 03a26, expect(7,7,8) , get(7,7,8) >> Pass cycle 03a26, expect(7,7,8) , get(7,7,8) >> Pass cycle 03a46, expect(7,7,8) , get(7,7,8) >> Pass cycle 03a46, expect(7,7,8) , get(7,7,8) >> Pass cycle 03a46, expect(7,7,8) , get(7,1,8) >> Pass cycle 03a46, expect(7,7,8) , get(7,6,9) >> Pass cycle 03a46, expect(7,6,8) , get(7,6,9) >> Pass cycle 03a46, expect(7,6,8) , get(7,6,9) >> Pass cycle 03a46, expect(7,6,8) , get(7,6,9) >> Pass cycle 03a46, expect(8,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9 | | | cycle 03a26, expect(7,7,8) , get(7,7,8) >> Pass | | | | |
| encoder/decoder img2 cycle 0354, expect(7,7,7), get(7,7,7) >> Fass cycle 0354, expect(1,3,6), get(1,3,6) >> Fass cycle 0354, expect(5,5,7), get(5,5,7) >> Fass cycle 0354, expect(5,5,7), get(5,5,7) >> Fass cycle 0357, expect(5,5,7), get(5,5,7) >> Fass cycle 0357, expect(5,5,7), get(5,5,7) >> Fass cycle 0320, expect(5,7,6), get(5,7,7) >> Fass cycle 0320, expect(7,7,7), get(7,7,7) >> Fass cycle 0320, expect(7,6,7), get(7,7,7) >> Fass | <pre># Time: 472740 ns Iteration: 1 Instance: /testfixture_encoder # == Decoding string "f4f"</pre> | | | <pre># cycle 00803, expect f, get f >> Pass # == Decoding string "6" # cycle 00804, expect 6, get 6 >> Pass # Decoding finished, ALL PASS # ** Note: \$finish : C:/Users/User/Desktop/IC HW/HW3/tb_Decoder.sv(228)</pre> | | | | |
| encoder/decoder img2 cycle 0354, expect(7,7,7) , get(7,7,7) >> Pass cycle 0354, expect(1,3,6) , get(1,3,6) >> Pass cycle 0354, expect(5,5,7) , get(5,5,7) >> Pass cycle 0256, expect(5,5,7) , get(5,5,7) >> Pass cycle 0257, expect(5,5,7) , get(5,5,7) >> Pass cycle 0260, expect(5,7,6) , get(5,7,7) >> Pass cycle 0260, expect(7,7,7) , get(7,7,7) >> Pass cycle 0260, expect(7,7,7) , get(7,7,7) >> Pass cycle 0260, expect(7,6,8) , get(7,6,8) >> Pass cycle 0260, expect(7,7,7) , get(7,7,7) >> Pass cycle 0260, expect(7,6,8) , get(7,7,7) >> Pass cycle 0260, expect(7,6,9) , get(7,6,9) >> Pass cycle 0260, expect(7,6,9) , get(7,6,9) >> Pass cycle 0260, expect(7,6,9) , get(7,6,9) >> Pass cycle 0260, expect(7,6,9) , get(7,7,7) >> Pass cycle 0260, expect(7,6,9) , get(7,7,7) >> Pass cycle 0260, expect(7,6,9) , get(7,7,7) >> Pass cycle 0260, expect(7,6,9) , get(7,6,9) >> Pass cycle 0260, expect(7,6,9) , get(7,7,7) >> Pass cycle 0260, expect(7,6,9) , get(7,6,5) >> Pass cycle 0260, expect(7,6,9) , get(7,6,5) >> Pass cycle 0260, expect(7,6,9) , get(7,6,5) >> Pass cycle 0260, expect(7,6,9) , get(| (your pre-sim result) | | | (your post-sim result) encoder/decoder | | | | |
| cycle 02564, expect(7,7,7) , get(7,7,1) >> Pass cycle 02565, expect(1,3,6) , get(3,3,6) >> Pass cycle 02567, expect(5,5,7) , get(5,5,7) >> Pass cycle 02567, expect(5,7,6) , get(5,7,6) >> Pass cycle 02602, expect(7,7,7) , get(7,7,7) >> Pass cycle 02602, expect(7,7,7) , get(7,7,7) >> Pass cycle 02603, expect(7,7,7) , get(7,7,7) >> Pass cycle 02604, expect(7,7,7) , get(7,7,7) >> Pass cycle 02605, expect(7,7,7) , get(7,7,7) >> Pass cycle 02606, exp | | | | | | | | |
| # ** Note: ¢finish : C:/Users/User/Desktop/IC HW/HW3/tb_Decoder.sv(228) # Time: 61590 ns Iteration: 1 Instance: /testfixture_decoder # Time: 61590 ns Iteration: 1 Instance: /testfixture_decoder | cycle 025c4, expect(7,7,7) , get(7,7,7) >> Pass cycle 025c4, expect(1,3,6) , get(1,3,6) >> Pass cycle 025d4, expect(1,3,6) , get(1,3,6) >> Pass cycle 025d7, expect(5,5,7) , get(5,5,7) >> Pass cycle 0260c, expect(5,7,6) , get(5,7,6) >> Pass cycle 0260c, expect(7,7,7) , get(7,7,7) >> Pass cycle 0260c, expect(7,7,7) , get(7,7,7) >> Pass cycle 0260c, expect(7,6,6) , get(7,6,6) >> Pass cycle 0260c, expect d, get d >> Pass cycle 007ff, expect d, get d >> Pass cycle 0080c, | | | <pre>cycle 0260c, expect(5,7,6), get(5,7,6) >> Pass cycle 0263c, expect(7,7,7), get(7,7,7) >> Pass cycle 0263b, expect(7,6,6), get(7,6,6) >> Pass</pre> | | | | |
| Synthesis Result encoder decoder | Synthesis Result | | encoder | | decoder | • | | |
| Total logic elements 24164 87 | Total logic elements | | | 24164 | 1 | 87 | | |

| Total memory bit | 0 | 0 |
|-----------------------------------|-------------|------------|
| Embedded multiplier 9-bit element | 0 | 0 |
| Simulation time img0 | 449400 (ns) | 61590 (ns) |
| Simulation time img1 | 472740 (ns) | 61620 (ns) |
| Simulation time img2 | 293820 (ns) | 61590 (ns) |
| | | |

(your flow summary) encoder

| Flow Stimmary | Flow Status | Successful - Wed Apr 27 21:58:32 2022 | Quartus II 64-Bit Version | 13:0.1 Build 232 06/12/2013 SP 1 53 Web Edition | Revision Name | L277_Encoder | Top-level Entity Name | L277_Encoder | Family | Qvicine II | Device | EP2C70F896C8 | Timing Models | Flani | Total logic elements | [24,164 / 68,416 (35 %)] | Total combinational functions | 17:057 68,416 (26 %) | Dedicated logic registers | 16:589 (88,416 (24 %)) | Total registers | 16:589 (86,416 (24 %)) | Total registers | 16:589 (86,416 (26 %)) | Total r

(your flow summary) decoder



Description of your design

Encoder 的部分會先將 2049 個 input 存在一個 str_buf 中,並像文件上的一樣,使用 search buffer 和 lookahead buffer 來進行 encoder。分成兩種情況,一種是在 search buffer 內就已經完成 encoder,另一種是會從 search buffer 跨到 lookahead buffer,此兩種情況都利用如同 C code 的雙重迴圈從 search buffer[8]~[0]來一一比對是否與 lookahead buffer[7]的字元相同,不是的話就減 1 往前,當比對完成後,會將 search、lookahead buffer 根據 matchlen 來從 str_buf 內抓取出接下來要 encode 的字元。

Decoder 的部分會將各個解碼步驟一一寫入 search buffer 中,並將 search buffer[0]的位置 assign 為 char_nxt,接著平移 buffer,如此一來就可以把解碼的字元一個個輸出。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element)$