PART 2

SAP

(SIMPLE-AS-POSSIBLE) COMPUTERS



10



SAP-1

The SAP (Simple-As-Possible) computer has been designed for you, the beginner. The main purpose of SAP is to introduce all the crucial ideas behind computer operation without burying you in unnecessary detail. But even a simple computer like SAP covers many advanced concepts. To avoid bombarding you with too much all at once, we will examine three different generations of the SAP computer.

SAP-1 is the first stage in the evolution toward modern computers. Although primitive, SAP-1 is a big step for a beginner. So, dig into this chapter; master SAP-1, its architecture, its programming, and its circuits. Then you will be ready for SAP-2.

10-1 ARCHITECTURE

Figure 10-1 shows the *architecture* (structure) of SAP-1, a bus-organized computer. All register outputs to the W bus are three-state; this allows orderly transfer of data. All other register outputs are two-state; these outputs continuously drive the boxes they are connected to.

The layout of Fig. 10-1 emphasizes the registers used in SAP-1. For this reason, no attempt has been made to keep all control circuits in one block called the control unit, all input-output circuits in another block called the I/O unit, etc.

Many of the registers of Fig. 10-1 are already familiar from earlier examples and discussions. What follows is a brief description of each box; detailed explanations come later.

Program Counter

The program is stored at the beginning of the memory with the first instruction at binary address 0000, the second instruction at address 0001, the third at address 0010, and so on. The *program counter*, which is part of the control unit, counts from 0000 to 1111. Its job is to send to the memory the address of the next instruction to be fetched and executed. It does this as follows.

The program counter is reset to 0000 before each computer run. When the computer run begins, the program counter sends address 0000 to the memory. The program counter is then incremented to get 0001. After the first instruction is fetched and executed, the program counter sends address 0001 to the memory. Again the program counter is incremented. After the second instruction is fetched and executed, the program counter sends address 0010 to the memory. In this way, the program counter is keeping track of the next instruction to be fetched and executed.

The program counter is like someone pointing a finger at a list of instructions, saying do this first, do this second, do this third, etc. This is why the program counter is sometimes called a *pointer*; it points to an address in memory where something important is being stored.

Input and MAR

Below the program counter is the *input* and *MAR* block. It includes the address and data switch registers discussed in Sec. 9-4. These switch registers, which are part of the input unit, allow you to send 4 address bits and 8 data bits to the RAM. As you recall, instruction and data words are written into the RAM before a computer run.

The *memory address register* (MAR) is part of the SAP-1 memory. During a computer run, the address in the program counter is latched into the MAR. A bit later, the MAR applies this 4-bit address to the RAM, where a read operation is performed.

The RAM

The RAM is a 16×8 static TTL RAM. As discussed in Sec. 9-4, you can program the RAM by means of the address and data switch registers. This allows you to store a program and data in the memory before a computer run.

During a computer run, the RAM receives 4-bit addresses from the MAR and a read operation is performed. In this way, the instruction or data word stored in the RAM is placed on the W bus for use in some other part of the computer.




Fig. 10-1 SAP-1 architecture

Instruction Register

The *instruction register* is part of the control unit. To fetch an instruction from the memory the computer does a memory read operation. This places the contents of the addressed memory location on the W bus. At the same time, the instruction register is set up for loading on the next positive clock edge.

The contents of the instruction register are split into two nibbles. The upper nibble is a two-state output that goes directly to the block labeled "Controller-sequencer." The lower nibble is a three-state output that is read onto the W bus when needed.

Controller-Sequencer

The lower left block contains the controller-sequencer. Before each computer run, a \overline{CLR} signal is sent to the program counter and a CLR signal to the instruction register.

This resets the program counter to 0000 and wipes out the last instruction in the instruction register.

A clock signal CLK is sent to all buffer registers; this synchronizes the operation of the computer, ensuring that things happen when they are supposed to happen. In other words, all register transfers occur on the positive edge of a common CLK signal. Notice that a \overline{CLK} signal also goes to the program counter.

The 12 bits that come out of the controller-sequencer form a word controlling the rest of the computer (like a supervisor telling others what to do.) The 12 wires carrying the control word are called the *control bus*.

The control word has the format of

$$\mathbf{CON} = C_{P}E_{P}\overline{L}_{M}\overline{CE} \quad \overline{L}_{I}\overline{E}_{I}\overline{L}_{A}E_{A} \quad S_{U}E_{U}\overline{L}_{B}\overline{L}_{O}$$

This word determines how the registers will react to the next positive CLK edge. For instance, a high E_P and a low

 \overline{L}_M mean that the contents of the program counter are latched into the MAR on the next positive clock edge. As another example, a low \overline{CE} and a low \overline{L}_A mean that the addressed RAM word will be transferred to the accumulator on the next positive clock edge. Later, we will examine the timing diagrams to see exactly when and how these data transfers take place.

Accumulator

The accumulator (A) is a buffer register that stores intermediate answers during a computer run. In Fig. 10-1 the accumulator has two outputs. The two-state output goes directly to the adder-subtracter. The three-state output goes to the W bus. Therefore, the 8-bit accumulator word continuously drives the adder-subtracter; the same word appears on the W bus when E_A is high.

The Adder-Subtracter

SAP-1 uses a 2's-complement *adder-subtracter*. When S_U is low in Fig. 10-1, the sum out of the adder-subtracter is

$$S = A + B$$

When S_U is high, the difference appears:

$$\mathbf{A} = \mathbf{A} + \mathbf{B}'$$

(Recall that the 2's complement is equivalent to a decimal sign change.)

The adder-subtracter is asynchronous (unclocked); this means that its contents can change as soon as the input words change. When E_U is high, these contents appear on the W bus.

B Register

The *B register* is another buffer register. It is used in arithmetic operations. A low \overline{L}_B and positive clock edge load the word on the W bus into the B register. The two-state output of the B register drives the adder-subtracter, supplying the number to be added or subtracted from the contents of the accumulator.

Output Register

Example 8-1 discussed the output register. At the end of a computer run, the accumulator contains the answer to the problem being solved. At this point, we need to transfer the answer to the outside world. This is where the *output register* is used. When E_A is high and \overline{L}_0 is low, the next positive clock edge loads the accumulator word into the output register.

The output register is often called an *output port* because processed data can leave the computer through this register.

In microcomputers the output ports are connected to *inter-face circuits* that drive peripheral devices like printers, cathode-ray tubes, teletypewriters, and so forth. (An interface circuit prepares the data to drive each device.)

Binary Display

The binary display is a row of eight light-emitting diodes (LEDs). Because each LED connects to one flip-flop of the output port, the binary display shows us the contents of the output port. Therefore, after we've transferred an answer from the accumulator to the output port, we can see the answer in binary form.

Summary

The SAP-1 control unit consists of the program counter, the instruction register, and the controller-sequencer that produces the control word, the clear signals, and the clock signals. The SAP-1 ALU consists of an accumulator, an adder-subtracter, and a B register. The SAP-1 memory has the MAR and a 16×8 RAM. The I/O unit includes the input programming switches, the output port, and the binary display.

10-2 INSTRUCTION SET

A computer is a useless pile of hardware until someone programs it. This means loading step-by-step instructions into the memory before the start of a computer run. Before you can program a computer, however, you must learn its *instruction set*, the basic operations it can perform. The SAP-1 instruction set follows.

LDA

As described in Chap. 9, the words in the memory can be symbolized by \mathbf{R}_0 , \mathbf{R}_1 , \mathbf{R}_2 , etc. This means that \mathbf{R}_0 is stored at address 0H, \mathbf{R}_1 at address 1H, \mathbf{R}_2 at address 2H, and so on.

LDA stands for "load the accumulator." A complete LDA instruction includes the hexadecimal address of the data to be loaded. LDA 8H, for example, means "load the accumulator with the contents of memory location 8H." Therefore, given

$$\mathbf{R}_8 = 1111\ 0000$$

the execution of LDA 8H results in

$$A = 1111 0000$$

Similarly, LDA AH means "load the accumulator with the contents of memory location AH," LDA FH means "load the accumulator with the contents of memory location FH," and so on.

ADD

ADD is another SAP-1 instruction. A complete ADD instruction includes the address of the word to be added. For instance, ADD 9H means "add the contents of memory location 9H to the accumulator contents"; the sum replaces the original contents of the accumulator.

Here's an example. Suppose decimal 2 is in the accumulator and decimal 3 is in memory location 9H. Then

 $\mathbf{A} = 0000\ 0010$ $\mathbf{R}_9 = 0000\ 0011$

During the execution of ADD 9H, the following things happen. First, \mathbf{R}_9 is loaded into the B register to get

 $\mathbf{B} = 0000 \ 0011$

and almost instantly the adder-subtracter forms the sum of ${\bf A}$ and ${\bf B}$

SUM = 0000 0101

Second, this sum is loaded into the accumulator to get

 $\mathbf{A} = 0000\ 0101$

The foregoing routine is used for all ADD instructions; the addressed RAM word goes to the B register and the adder-subtracter output to the accumulator. This is why the execution of ADD 9H adds \mathbf{R}_9 to the accumulator contents, the execution of ADD FH adds \mathbf{R}_F to the accumulator contents, and so on.

SUB

SUB is another SAP-1 instruction. A complete SUB instruction includes the address of the word to be subtracted. For example, SUB CH means "subtract the contents of memory location CH from the contents of the accumulator"; the difference out of the adder-subtracter then replaces the original contents of the accumulator.

For a concrete example, assume that decimal 7 is in the accumulator and decimal 3 is in memory location CH. Then

 $\mathbf{A} = 0000 \, 0111$ $\mathbf{R}_{C} = 0000 \, 0011$

The execution of SUB CH takes place as follows. First, \mathbf{R}_{C} is loaded into the B register to get

 $\mathbf{B} = 0000\ 0011$

and almost instantly the adder-subtracter forms the difference of A and B:

DIFF = 0000 0100

Second, this difference is loaded into the accumulator and

 $\mathbf{A} = 0000\ 0100$

The foregoing routine applies to all SUB instructions; the addressed RAM word goes to the B register and the adder-subtracter output to the accumulator. This is why the execution of SUB CH subtracts \mathbf{R}_{C} from the contents of the accumulator, the execution of SUB EH subtracts \mathbf{R}_{E} from the accumulator, and so on.

OUT

The instruction OUT tells the SAP-1 computer to transfer the accumulator contents to the output port. After OUT has been executed, you can see the answer to the problem being solved.

OUT is complete by itself; that is, you do not have to include an address when using OUT because the instruction does not involve data in the memory.

HLT

HLT stands for halt. This instruction tells the computer to stop processing data. HLT marks the end of a program, similar to the way a period marks the end of a sentence. You must use a HLT instruction at the end of every SAP-1 program; otherwise, you get computer trash (meaningless answers caused by runaway processing).

HLT is complete by itself; you do not have to include a RAM word when using HLT because this instruction does not involve the memory.

Memory-Reference Instructions

LDA, ADD, and SUB are called *memory-reference instructions* because they use data stored in the memory. OUT and HLT, on the other hand, are not memory-reference instructions because they do not involve data stored in the memory.

Mnemonics

LDA, ADD, SUB, OUT, and HLT are the instruction set for SAP-1. Abbreviated instructions like these are called *mnemonics* (memory aids). Mnemonics are popular in computer work because they remind you of the operation that will take place when the instruction is executed. Table 10-1 summarizes the SAP-1 instruction set.

The 8080 and 8085

The 8080 was the first widely used microprocessor. It has 72 instructions. The 8085 is an enhanced version of the 8080 with essentially the same instruction set. To make SAP practical, the SAP instructions will be upward com-

TABLE 10-1. SAP-1 INSTRUCTION SET

Mnemonic	Operation
LDA	Load RAM data into accumulator
ADD	Add RAM data to accumulator
SUB	Subtract RAM data from accumulator
OUT	Load accumulator data into output register
HLT	Stop processing

patible with the 8080/8085 instruction set. In other words, the SAP-1 instructions LDA, ADD, SUB, OUT, and HLT are 8080/8085 instructions. Likewise, the SAP-2 and SAP-3 instructions will be part of the 8080/8085 instruction set. Learning SAP instructions is getting you ready for the 8080 and 8085, two widely used microprocessors.

EXAMPLE 10-1

Here's a SAP-1 program in mnemonic form:

Address	Mnemonics
ОН	LDA 9H
1 H	ADD AH
2H	ADD BH
3H	SUB CH
4H	OUT
5H	HLT

The data in higher memory is

Address	Data
6H	FFH
7H	FFH
8H	FFH
9H	01H
AH	02H
BH	03H
CH	04H
DH	FFH
EH	FFH
FH	FFH

What does each instruction do?

SOLUTION

The program is in the low memory, located at addresses 0H to 5H. The first instruction loads the accumulator with the contents of memory location 9H, and so the accumulator contents become

$$\mathbf{A} = 01\mathbf{H}$$

The second instruction adds the contents of memory location AH to the accumulator contents to get a new accumulator total of

$$A = 01H + 02H = 03H$$

Similarly, the third instruction add the contents of memory location BH

$$A = 03H + 03H = 06H$$

The SUB instruction subtracts the contents of memory location CH to get

$$A = 06H - 04H = 02H$$

The OUT instruction loads the accumulator contents into the output port: therefore, the binary display shows

The HLT instruction stops the data processing.

10-3 PROGRAMMING SAP-1

To load instruction and data words into the SAP-1 memory we have to use some kind of code that the computer can interpret. Table 10-2 shows the code used in SAP-1. The number 0000 stands for LDA, 0001 for ADD, 0010 for SUB, 1110 for OUT, and 1111 for HLT. Because this code tells the computer which operation to perform, it is called an operation code (op code).

As discussed earlier, the address and data switches of Fig. 9-7 allow you to program the SAP-1 memory. By design, these switches produce a 1 in the up position (U)

TABLE 10-2. SAP-1 OP CODE

Mnemonic	Op code
LDA	0000
ADD	0001
SUB	0010
OUT	1110
HLT	1111

and a 0 in the down position (D). When programming the data switches with an instruction, the op code goes into the upper nibble, and the *operand* (the rest of the instruction) into the lower nibble.

For instance, suppose we want to store the following instructions:

Address	Instruction	
0H	LDA FH	
1H	ADD EH	
2H	HLT	

First, convert each instruction to binary as follows:

In the first instruction, 0000 is the op code for LDA, and 1111 is the binary equivalent of FH. In the second instruction, 0001 is the op code for ADD, and 1110 is the binary equivalent of EH. In the third instruction, 1111 is the op code for HLT, and XXXX are don't cares because the HLT is not a memory-reference instruction.

Next, set up the address and data switches as follows:

Address	Data
DDDD	DDDD UUUU
DDDU	DDDU UUUD
DDUD	UUUU XXXX

After each address and data word is set, you press the write button. Since D stores a binary 0 and U stores a binary 1, the first three memory locations now have these contents:

Address	Contents	
0000	0000 1111	
0001	0001 1110	
0010	1111 XXXX	

A final point. Assembly language involves working with mnemonics when writing a program. Machine language involves working with strings of 0s and 1s. The following examples bring out the distinction between the two languages.

EXAMPLE 10-2

Translate the program of Example 10-1 into SAP-1 machine language.

SOLUTION

Here is the program of Example 10-1:

Address	Instruction	
0H	LDA 9H	
1H	ADD AH	
2H	ADD BH	
3H	SUB CH	
4H	OUT	
5H	HLT	

This program is in assembly language as it now stands. To get it into machine language, we translate it to 0s and 1s as follows:

Address	Instruction	
0000	0000 1001	
0001	0001 1010	
0010	0001 1011	
0011	0010 1100	
0100	1110 XXXX	
0101	1111 XXXX	

Now the program is in machine language.

Any program like the foregoing that's written in machine language is called an object program. The original program with mnemonics is called a source program. In SAP-1 the operator translates the source program into an object program when programming the address and data switches.

A final point. The four MSBs of a SAP-1 machinelanguage instruction specify the operation, and the four LSBs give the address. Sometimes we refer to the MSBs as the instruction field and to the LSBs as the address field. Symbolically,

EXAMPLE 10-3

How would you program SAP-1 to solve this arithmetic problem?

$$16 + 20 + 24 - 32$$

The numbers are in decimal form.

SOLUTION

One way is to use the program of the preceding example, storing the data (16, 20, 24, 32) in memory locations 9H to CH. With Appendix 2, you can convert the decimal data into hexadecimal data to get this assembly-language version:

Contents
LDA 9H
ADD AH
ADD BH
SUB CH
OUT
HLT
XX
XX
XX
10H
14H
18H
20H

The machine-language version is

Address	Contents
0000	0000 1001
0001	0001 1010
0010	0001 1011
0011	0010 1100
0100	1110 XXXX
0101	1111 XXXX
0110	XXXX XXXX
0111	XXXX XXXX
1000	XXXX XXXX
1001	0001 0000
1010	0001 0100
1011	0001 1000
1100 0010 0000	

Notice that the program is stored ahead of the data. In other words, the program is in low memory and the data in high memory. This is essential in SAP-1 because the program counter points to address 0000 for the first instruction, 0001 for the second instruction, and so forth.

EXAMPLE 10-4

Chunk the program and data of the preceding example by converting to hexadecimal shorthand.

SOLUTION

Address	Contents
0H	09H
1H	1AH
2H	1BH

3H	2CH
4H	EXH
5H	FXH
6H	XXH
7H	XXH
8H	XXH
9H	10 H
AH	14H
BH	18H
CH	20H

This version of the program and data is still considered machine language.

Incidentally, negative data is loaded in 2's-complement form. For example, -03H is entered as FDH.

10-4 FETCH CYCLE

The *control unit* is the key to a computer's automatic operation. The control unit generates the control words that fetch and execute each instruction. While each instruction is fetched and executed, the computer passes through different *timing states* (*T* states), periods during which register contents change. Let's find out more about these *T* states.

Ring Counter

Earlier, we discussed the SAP-1 ring counter (see Fig. 8-16 for the schematic diagram). Figure 10-2a symbolizes the ring counter, which has an output of

$$T = T_6 T_5 T_4 T_3 T_7 T_1$$

At the beginning of a computer run, the ring word is

$$T = 000001$$

Successive clock pulses produce ring words of

 $\mathbf{T} = 000010$

 $\mathbf{T} = 000100$

T = 001000

 $\mathbf{T} = 010000$

T = 100000

Then, the ring counter resets to 000001, and the cycle repeats. Each ring word represents one T state.

Figure 10-2b shows the timing pulses out of the ring counter. The initial state T_1 starts with a negative clock edge and ends with the next negative clock edge. During this T state, the T_1 bit out of the ring counter is high.

During the next state, T_2 is high; the following state has a high T_3 ; then a high T_4 ; and so on. As you can see, the




Fig. 10-2 Ring counter: (a) symbol; (b) clock and timing signals.

ring counter produces six T states. Each instruction is fetched and executed during these six T states.

Notice that a positive CLK edge occurs midway through each T state. The importance of this will be brought out later.

Address State

The T_1 state is called the *address state* because the address in the program counter (PC) is transferred to the memory address register (MAR) during this state. Figure 10-3a shows the computer sections that are active during this state (active parts are light; inactive parts are dark).

During the address state, E_P and \overline{L}_M are active; all other control bits are inactive. This means that the controller-sequencer is sending out a control word of

$$\begin{aligned} \textbf{CON} &= C_P E_P \overline{L}_M \overline{CE} & \overline{L}_I \overline{E}_I \overline{L}_A E_A & S_U E_U \overline{L}_B \overline{L}_O \\ &= 0 \ 1 \ 0 \ 1 & 1 \ 1 \ 1 \ 0 & 0 \ 0 \ 1 \ 1 \end{aligned}$$

during this state.

Increment State

Figure 10-3b shows the active parts of SAP-1 during the T_2 state. This state is called the *increment state* because the program counter is incremented. During the increment state, the controller-sequencer is producing a control word of

$$\begin{split} \textbf{CON} &= C_P E_P \overline{L}_M \overline{CE} & \overline{L}_1 \overline{E}_I \overline{L}_A E_A & S_U E_U \overline{L}_B \overline{L}_O \\ &= 1 \ 0 \ 1 \ 1 & 1 \ 1 \ 0 & 0 \ 0 \ 1 \ 1 \end{split}$$

As you see, the C_P bit is active.

Memory State

The T_3 state is called the *memory state* because the addressed RAM instruction is transferred from the memory to the instruction register. Figure 10-3c shows the active parts of SAP-1 during the memory state. The only active control bits during this state are \overline{CE} and \overline{L}_I , and the word out of the controller-sequencer is

$$\begin{aligned} \mathbf{CON} &= \mathbf{C}_{\mathsf{P}} \mathbf{E}_{\mathsf{P}} \overline{\mathbf{L}}_{\mathsf{M}} \overline{\mathbf{CE}} & \overline{\mathbf{L}}_{\mathsf{I}} \overline{\mathbf{E}}_{\mathsf{I}} \overline{\mathbf{L}}_{\mathsf{A}} \mathbf{E}_{\mathsf{A}} & \mathbf{S}_{\mathsf{U}} \mathbf{E}_{\mathsf{U}} \overline{\mathbf{L}}_{\mathsf{B}} \overline{\mathbf{L}}_{\mathsf{O}} \\ &= 0 \ 0 \ 1 \ 0 & 0 \ 1 \ 1 \ 0 & 0 \ 0 \ 1 \ 1 \end{aligned}$$




Fig. 10-3 Fetch cycle: (a) T_1 state; (b) T_2 state; (c) T_3 state.

Fetch Cycle

The address, increment, and memory states are called the fetch cycle of SAP-1. During the address state, E_P and \overline{L}_M are active; this means that the program counter sets up the MAR via the W bus. As shown earlier in Fig. 10-2b, a positive clock edge occurs midway through the address state; this loads the MAR with the contents of the PC.

 C_P is the only active control bit during the increment state. This sets up the program counter to count positive clock edges. Halfway through the increment state, a positive clock edge hits the program counter and advances the count by 1.

During the memory state, \overline{CE} and \overline{L}_I are active. Therefore, the addressed RAM word sets up the instruction register via the W bus. Midway through the memory state, a positive clock edge loads the instruction register with the addressed RAM word.

10-5 EXECUTION CYCLE

The next three states (T_4 , T_5 , and T_6) are the execution cycle of SAP-1. The register transfers during the execution cycle depend on the particular instruction being executed. For instance, LDA 9H requires different register transfers than ADD BH. What follows are the *control routines* for different SAP-1 instructions.

LDA Routine

For a concrete discussion, let's assume that the instruction register has been loaded with LDA 9H:

$$IR = 0000 \ 1001$$

During the T_4 state, the instruction field 0000 goes to the controller-sequencer, where it is decoded; the address field 1001 is loaded into the MAR. Figure 10-4a shows the

active parts of SAP-1 during the T_4 state. Note that \overline{E}_I and \overline{L}_M are active; all other control bits are inactive.

During the T_5 state, \overline{CE} and \overline{L}_A go low. This means that the addressed data word in the RAM will be loaded into the accumulator on the next positive clock edge (see Fig. 10-4b).

 T_6 is a no-operation state. During this third execution state, all registers are inactive (Fig. 10-4c). This means that the controller-sequencer is sending out a word whose bits are all inactive. Nop (pronounced no op) stands for "no operation." The T_6 state of the LDA routine is a nop.

Figure 10-5 shows the timing diagram for the fetch and LDA routines. During the T_1 state, E_P and \overline{L}_M are active; the positive clock edge midway through this state will transfer the address in the program counter to the MAR. During the T_2 state, C_P is active and the program counter is incremented on the positive clock edge. During the T_3 state, \overline{CE} and \overline{L}_I are active; when the positive clock edge occurs, the addressed RAM word is transferred to the instruction register. The LDA execution starts with the T_4 state, where \overline{L}_M and \overline{E}_I are active; on the positive clock edge the address field in the instruction register is transferred to the MAR. During the T_5 state, \overline{CE} and \overline{L}_A are active; this means that the addressed RAM data word is transferred to the accumulator on the positive clock edge. As you know, the T_6 state of the LDA routine is a nop.

ADD Routine

Suppose at the end of the fetch cycle the instruction register contains ADD BH:

$$IR = 0001 \ 1011$$

During the T_4 state the instruction field goes to the controller-sequencer and the address field to the MAR (see Fig. 10-6a). During this state \overline{E}_I and \overline{L}_M are active.

Control bits \overline{CE} and \overline{L}_B are active during the T_5 state. This allows the addressed RAM word to set up the B




Fig. 10-4 LDA routine: (a) T_4 state; (b) T_5 state; (c) T_6 state.




Fig. 10-5 Fetch and LDA timing diagram.




Fig. 10-6 ADD and SUB routines: (a) T_4 state; (b) T_5 state; (c) T_6 state.

register (Fig. 10-6b). As usual, loading takes place midway through the state when the positive clock edge hits the *CLK* input of the B register.

During the T_6 state, E_U and \overline{L}_A are active; therefore, the adder-subtracter sets up the accumulator (Fig. 10-6c). Halfway through this state, the positive clock edge loads the sum into the accumulator.

Incidentally, setup time and propagation delay time prevent racing of the accumulator during this final execution state. When the positive clock edge hits in Fig. 10-6c, the accumulator contents change, forcing the adder-subtracter contents to change. The new contents return to the accumulator input, but the new contents don't get there until two propagation delays after the positive clock edge (one for the accumulator and one for the adder-subtracter). By then it's too late to set up the accumulator. This prevents accumulator racing (loading more than once on the same clock edge).

Figure 10-7 shows the timing diagram for the fetch and ADD routines. The fetch routine is the same as before: the T_1 state loads the PC address into the MAR; the T_2 state increments the program counter; the T_3 state sends the addressed instruction to the instruction register.




Fig. 10-7 Fetch and ADD timing diagram.

During the T_4 state, \overline{E}_I and \overline{L}_M are active; on the next positive clock edge, the address field in the instruction register goes to the MAR. During the T_5 state, \overline{CE} and \overline{L}_B are active; therefore, the addressed RAM word is loaded into the B register midway through the state. During the T_6 state, E_U and \overline{L}_A are active; when the positive clock edge hits, the sum out of the adder-subtracter is stored in the accumulator.

SUB Routine

The SUB routine is similar to the ADD routine. Figure 10-6a and b show the active parts of SAP-1 during the T_4 and T_5 states. During the T_6 state, a high S_U is sent to the adder-subtracter of Fig. 10-6c. The timing diagram is almost identical to Fig. 10-7. Visualize S_U low during the T_1 to T_5 states and S_U high during the T_6 state.

OUT Routine

Suppose the instruction register contains the OUT instruction at the end of a fetch cycle. Then

IR = 1110 XXXX

The instruction field goes to the controller-sequencer for decoding. Then the controller-sequencer sends out the control word needed to load the accumulator contents into the output register.

Figure 10-8 shows the active sections of SAP-1 during the execution of an OUT instruction. Since E_A and \overline{L}_O are active, the next positive clock edge loads the accumulator contents into the output register during the T_4 state. The T_5 and T_6 states are nops.

Figure 10-9 is the timing diagram for the fetch and OUT routines. Again, the fetch cycle is same: address state, increment state, and memory state. During the T_4 state, E_A and \overline{L}_O are active; this transfers the accumulator word to the output register when the positive clock edge occurs.




Fig. 10-8 T_4 state of OUT instruction.




Fig. 10-9 Fetch and OUT timing diagram.

HLT

HLT does not require a control routine because no registers are involved in the execution of an HLT instruction. When the IR contains

$$IR = 1111 XXXX$$

the instruction field 1111 signals the controller-sequencer to stop processing data. The controller-sequencer stops the computer by turning off the clock (circuitry discussed later).

Machine Cycle and Instruction Cycle

SAP-1 has six T states (three fetch and three execute). These six states are called a *machine cycle* (see Fig. 10-10a). It takes one machine cycle to fetch and execute each instruction. The SAP-1 clock has a frequency of 1 kHz, equivalent to a period of 1 ms. Therefore, it takes 6 ms for a SAP-1 machine cycle.

SAP-2 is slightly different because some of its instructions take more than one machine cycle to fetch and execute. Figure 10-10b shows the timing for an instruction that requires two machine cycles. The first three T states are the fetch cycle; however, the execution cycle requires the next nine T states. This is because a two-machine-cycle instruction is more complicated and needs those extra T states to complete the execution.

The number of T states needed to fetch and execute an instruction is called the *instruction cycle*. In SAP-1 the instruction cycle equals the machine cycle. In SAP-2 and other microcomputers the instruction cycle may equal two or more machine cycles, as shown in Fig. 10-10b.

The instruction cycles for the 8080 and 8085 take from one to five machine cycles (more on this later).

EXAMPLE 10-5

The 8080/8085 programming manual says that it takes thirteen T states to fetch and execute the LDA instruction.




Fig. 10-10 (a) SAP-1 instruction cycle; (b) instruction cycle with two machine cycles.

If the system clock has a frequency of 2.5 MHz, how long is an instruction cycle?

SOLUTION

The period of the clock is

$$T = \frac{1}{f} = \frac{1}{2.5 \,\text{MHz}} = 400 \,\text{ns}$$

Therefore, each T state lasts 400 ns. Since it takes thirteen T states to fetch and execute the LDA instruction, the instruction cycle lasts for

$$13 \times 400 \text{ ns} = 5,200 \text{ ns} = 5.2 \,\mu\text{s}$$

EXAMPLE 10-6

Figure 10-11 shows the six T states of SAP-1. The positive clock edge occurs halfway through each state. Why is this important?

SOLUTION

SAP-1 is a bus-organized computer (the common type nowadays). This allows its registers to communicate via the W bus. But reliable loading of a register takes place only when the setup and hold times are satisfied. Waiting half a cycle before loading the register satisfies the setup time; waiting half a cycle after loading satisfies the hold time. This is why the positive clock edge is designed to strike the registers halfway through each T state (Fig. 10-11).

There's another reason for waiting half a cycle before loading a register. When the *ENABLE* input of the sending register goes active, the contents of this register are suddenly dumped on the W bus. Stray capacitance and lead inductance prevent the bus lines from reaching their correct voltage levels immediately. In other words, we get transients on the W bus and have to wait for them to die out to ensure valid data at the time of loading. The half-cycle delay before clocking allows the data to settle before loading.

10-6 THE SAP-1 MICROPROGRAM

We will soon be analyzing the schematic diagram of the SAP-1 computer, but first we need to summarize the execution of SAP-1 instructions in a neat table called a *microprogram*.

Microinstructions

The controller-sequencer sends out control words, one during each T state or clock cycle. These words are like directions telling the rest of the computer what to do. Because it produces a small step in the data processing, each control word is called a *microinstruction*. When looking at the SAP-1 block diagram (Fig. 10-1), we can visualize a steady stream of microinstructions flowing out of the controller-sequencer to the other SAP-1 circuits.

Macroinstructions

The instructions we have been programming with (LDA, ADD, SUB, . . .) are sometimes called *macroinstructions* to distinguish them from microinstructions. Each SAP-1 macroinstruction is made up of three microinstructions. For example, the LDA macroinstruction consists of the microinstructions in Table 10-3. To simplify the appearance of these microinstructions, we can use hexadecimal chunking as shown in Table 10-4.

Table 10-5 shows the SAP-1 microprogram, a listing of each macroinstruction and the microinstructions needed to carry it out. This table summarizes the execute routines for the SAP-1 instructions. A similar table can be used with more advanced instruction sets.

10-7 THE SAP-1 SCHEMATIC DIAGRAM

In this section we examine the complete schematic diagram for SAP-1. Figures 10-12 to 10-15 show all the chips, wires, and signals. You should refer to these figures throughout the following discussion. Appendix 4 gives additional details for some of the more complicated chips.




Fig. 10-11 Positive clock edges occur midway through T states.

TABLE 10-3

Macro	State	$C_P E_P \overline{L}_M \overline{CE}$	$\overline{\mathbf{L}}_{\mathrm{I}} \ \overline{\mathbf{E}}_{\mathrm{I}} \ \overline{\mathbf{L}}_{\mathrm{A}} \mathbf{E}_{\mathrm{A}}$	$\mathbf{S}_{\mathrm{U}}\mathbf{E}_{\mathrm{U}}\overline{\mathbf{L}}_{\mathrm{B}}\overline{\mathbf{L}}_{\mathrm{O}}$	Active
LDA	T_4	0 0 0 1	1 0 1 0	0 0 1 1	$\overline{L}_{M}, \overline{E}_{I}$
	T_5	0 0 1 0	1 1 0 0	0 0 1 1	$rac{ar{L}_{\!\scriptscriptstyle M}}{CE},ar{ar{L}}_{\!\scriptscriptstyle A}$
	T_6	0 0 1 1	1 1 1 0	0 0 1 1	None

TABLE 10-4

Macro	State	CON	Active
LDA	T_4	1A3H	$\overline{L}_{M}, \overline{E}_{I}$
	T_5	2C3H	\overline{CE} , \overline{L}_A
	T_6	3E3H	None

TABLE 10-5. SAP-1 MICROPROGRAM[†]

Macro	State	CON	Active
LDA	T_4	1 A 3H	$\overline{L}_{\!\scriptscriptstyle M},\overline{\overline{E}_{\scriptscriptstyle m I}}$
	T_5	2C3H	\overline{CE} , \overline{L}_A
	T_6	3E3H	None
ADD	T_4	1A3H	$\overline{L}_{\!\scriptscriptstyle M}$, $\overline{E}_{\!\scriptscriptstyle I}$
	T_5	2E1H	\overline{CE} , \overline{L}_B
	T_6	3C7H	$\overline{L}_{\!\scriptscriptstyle A}, {E}_{\scriptscriptstyle U}$
SUB	T_4	1A3H	$\overline{L}_{\!\scriptscriptstyle M},\overline{E}_{\!\scriptscriptstyle I}$
	T_5	2E1H	$\overline{CE}, \overline{L}_{\!\scriptscriptstyle B}$
	T_6	3CFH	\overline{L}_A , S_U , E_U
OUT	T_4	3F2H	E_A,\overline{L}_O
	T_5	3E3H	None
	T_6	3E3H	None

[†] $CON = C_P E_P \overline{L}_M \overline{CE} \quad \overline{L}_I \overline{E}_I \overline{L}_A E_A \quad S_{IJ} E_{IJ} \overline{L}_B \overline{L}_O$.

Program Counter

Chips C1, C2, and C3 of Fig. 10-12 are the program counter. Chip C1, a 74LS107, is a dual JK master-slave flip-flop, that produces the upper 2 address bits. Chip C2, another 74LS107, produces the lower 2 address bits. Chip C3 is a 74LS126, a quad three-state normally open switch; it gives the program counter a three-state output.

At the start of a computer run, a low \overline{CLR} resets the program counter to 0000. During the T_1 state, a high E_P places the address on the W bus. During the T_2 state, a high C_P is applied to the program counter; midway through this state, the negative \overline{CLK} edge (equivalent to positive CLK edge) increments the program counter.

The program counter is inactive during the T_3 to T_6 states.

MAR

Chip C4, a 74LS173, is a 4-bit buffer register; it serves as the MAR. Notice that pins 1 and 2 are grounded; this converts the three-state output to a two-state output. In other words, the output of the MAR is not connected to the W bus, and so there's no need to use the three-state output.

2-to-1 Multiplexer

Chip C5 is a 74LS157, a 2-to-1 nibble multiplexer. The left nibble (pins 14, 11, 5, 2) comes from the address switch register (S₁). The right nibble (pins 13, 10, 6, 3) comes from the MAR. The RUN-PROG switch (S₂) selects the nibble to reach to the output of C5. When S2 is in the PROG position, the nibble out of the address switch register is selected. On the other hand, when S₂ is the RUN position. the output of the MAR is selected.


16 × 8 RAM

Chips C6 and C7 are 74189s. Each chip is a 16×4 static RAM. Together, they give us a 16×8 read-write memory. S₃ is the data switch register (8 bits), and S₄ is the readwrite switch (a push-button switch). To program the memory, S_2 is put in the PROG position; this takes the \overline{CE} input low (pin 2). The address and data switches are then set to the correct address and data words. A momentary push of the read-write switch takes \overline{WE} low (pin 3) and loads the memory.

After the program and data are in memory, the RUN-PROG switch (S_2) is put in the RUN position in preparation for the computer run.

Instruction Register

Chips C8 and C9 are 74LS173s. Each chip is a 4-bit threestate buffer register. The two chips are the instruction register. Grounding pins 1 and 2 of C8 converts the threestate output to a two-state output, $I_7I_6I_5I_4$. This nibble goes to the instruction decoder in the controller-sequencer. Signal \overline{E}_I controls the output of C9, the lower nibble in the instruction register. When \overline{E}_I is low, this nibble is placed on the W bus.



154 Digital Computer Electronics






Fig. 10-12 SAP-1 program counter, memory, and instruction register.



156 Digital Computer Electronics



Chapter 10 SAP-1 157

Accumulator

Chips C10 and C11, 74LS173s, are the *accumulator* (see Fig. 10-13). Pins 1 and 2 are grounded on both chips to produce a two-state output for the adder-subtracter. Chips C12 and C13 are 74LS126s; these three-state switches place the accumulator contents on the W bus when E_A is high.

Adder-subtracter

Chips C14 and C15 are 74LS86s. These EXCLUSIVE-OR gates are a controlled inverter. When S_U is low, the contents of the B register are transmitted. When S_U is high, the 1's complement is transmitted and a 1 is added to the LSB to form the 2's complement.

Chips C16 and C17 are 74LS83s. These 4-bit full adders combine to produce an 8-bit sum or difference. Chips C18 and C19, which are 74LS126s, convert this 8-bit answer into a three-state output for driving the W bus.

B Register and Output Register

Chips C20 and C21, which are 74LS173s, form the *B* register. It contains the data to be added or subtracted from the accumulator. Grounding pins 1 and 2 of both chips produces a two-state output for the adder-subtracter.

Chips C22 and C23 are 74LS173s and form the output register. It drives the binary display and lets us see the processed data.

Clear-Start Debouncer

In Fig. 10-14, the *clear-start debouncer* produces two outputs: CLR for the instruction register and \overline{CLR} for the program counter and ring counter. \overline{CLR} also goes to C29, the clock-start flip-flop. S_5 is a push-button switch. When depressed, it goes to the CLEAR position, generating a high CLR and a low \overline{CLR} . When S_5 is released, it returns to the START position, producing a low CLR and a high \overline{CLR} .

Notice that half of C24 is used for the clear-start debouncer and the other half for the single-step debouncer. Chip C24 is a 7400, a quad 2-input NAND gate.

Single-Step Debouncer

SAP-1 can run in either of two modes, manual or automatic. In the manual mode, you press and release S_6 to generate one clock pulse. When S_6 is depressed, *CLK* is high; when released, *CLK* is low. In other words, the *single-step debouncer* of Fig. 10-14 generates the *T* states one at a time as you press and release the button. This allows you to step through the different *T* states while troubleshooting or debugging. (Debugging means looking for errors in your program. You troubleshoot hardware and debug software.)

Manual-Auto Debouncer

Switch S_7 is a single-pole double-throw (SPDT) switch that can remain in either the MANUAL position or the AUTO position. When in MANUAL, the single-step button is active. When in AUTO, the computer runs automatically. Two of the NAND gates in C26 are used to debounce the MANUAL-AUTO switch. The other two NAND C26 gates are part of a NAND-NAND network that steers the single-step clock or the automatic clock to the final CLK and \overline{CLK} outputs.

Clock Buffers

The output of pin 11, C26, drives the *clock buffers*. As you see in Fig. 10-14, two inverters are used to produce the final *CLK* output and one inverter to produce the *CLK* output. Unlike most of the other chips, C27 is standard TTL rather than a low-power Schottky (see SAP-1 Parts List, Appendix 5). Standard TTL is used because it can drive 20 low-power Schottky TTL loads, as indicated in Table 4-5.

If you check the data sheets of the 74LS107 and 74LS173 for input currents, you will be able to count the following low-power Schottky (LS) TTL loads on the clock and clear signals:

 $\frac{CLK}{CLK} = 19 \text{ LS loads}$ $\frac{CLR}{CLR} = 2 \text{ LS loads}$ $\frac{CLR}{CLR} = 20 \text{ LS loads}$

This means that the CLK and \overline{CLK} signals out of C27 (standard TTL) are adequate to drive the low-power Schottky TTL loads. Also, the CLR and \overline{CLR} signals out of C24 (standard TTL) can drive their loads.

Clock Circuits and Power Supply

Chip C28 is a 555 timer. This IC produces a rectangular 2-kHz output with a 75 percent duty cycle. As previously discussed, a *start-the-clock flip-flop* (C29) divides the signal down to 1 kHz and at the same time produces a 50 percent duty cycle.

The power supply consists of a full-wave bridge rectifier working into a capacitor-input filter. The dc voltage across the 1,000- μ F capacitor is approximately 20 V. Chip C30, an LM340T-5, is a voltage regulator that produces a stable output of +5 V.

Instruction Decoder

Chip C31, a hex inverter, produces complements of the op-code bits, $I_7I_6I_5I_4$ (see Fig. 10-15). Then chips C32, C33, and C34 decode the op code to produce five output signals: *LDA*, *ADD*, *SUB*, *OUT*, and \overline{HLT} . Remember:





Fig. 10-14 Power supply, clock, and clear circuits.

only one of these is active at a time. (\overline{HLT} is active low; all the others are active high.)

When the HLT instruction is in the *instruction register*, bits $I_7I_6I_5I_4$ are 1111 and $\overline{\textit{HLT}}$ is low. This signal returns to C25 (single-step clock) and C29 (automatic clock). In either MANUAL or AUTO mode, the clock stops and the computer run ends.

Ring Counter

The ring counter, sometimes called a *state counter*, consists of three chips, C36, C37, and C38. Each of these chips is a 74LS107, a dual JK master-slave flip-flop. This counter is reset when the clear-start button (S₅) is pressed. The Q_0 flip-flop is inverted so that its \overline{Q} output (pin 6, C38) drives



160

the J input of the Q_1 flip-flop (pin 1, C38). Because of this, the T_1 output is initially high.

The *CLK* signal drives an active low input. This means that the negative edge of the *CLK* signal initiates each *T* state. Half a cycle later, the positive edge of the *CLK* signal produces register loading, as previously described.

Control Matrix

The LDA, ADD, SUB, and OUT signals from the instruction decoder drive the control matrix, C39 to C48. At the same time, the ring-counter signals, T_1 to T_6 , are driving the matrix (a circuit receiving two groups of bits from different sources). The matrix produces **CON**, a 12-bit microinstruction that tells the rest of the computer what to do.

In Fig. 10-15, T_1 goes high, then T_2 , then T_3 , and so on. Analyze the control matrix and here is what you will find. A high T_1 produces a high E_P and a low \overline{L}_M (address state); a high T_2 results in a high C_P (increment state); and a high T_3 produces a low \overline{CE} and a low \overline{L}_I (memory state). The first three T states, therefore, are always the fetch cycle in SAP-1. In chunked notation, the **CON** words for the fetch cycle are

State	CON	Active Bits
T_1	5E3H	E_P, \overline{L}_M
T_2	BE3H	C_{P}
T_3	263H	\overline{CE} , \overline{L}_I

During the execution states, T_4 through T_6 go high in succession. At the same time, only one of the decoded signals (*LDA* through *OUT*) is high. Because of this, the matrix automatically steers active bits to the correct output control lines.

For instance, when LDA is high, the only enabled 2-input NAND gates are the first, fourth, seventh, and tenth. When T_4 is high, it activates the first and seventh NAND gates, resulting in low \overline{L}_M and low \overline{E}_I (load MAR with address field). When T_5 is high, it activates the fourth and tenth NAND gates, producing a low \overline{CE} and a low \overline{L}_A (load RAM data into accumulator). When T_6 goes high, none of the control bits are active (nop).

You should analyze the action of the control matrix during the execution states of the remaining possibilities: high *ADD*, high *SUB*, and high *OUT*. Then you will agree the control matrix can generate the ADD, SUB, and OUT microinstructions shown in Table 10-5 (SAP-1 microprogram).

Operation

Before each computer run, the operator enters the program and data into the SAP-1 memory. With the program in low

memory and the data in high memory, the operator presses and releases the clear button. The CLK and \overline{CLK} signals drive the registers and counters. The microinstruction out of the controller-sequencer determines what happens on each positive CLK edge.

Each SAP-1 machine cycle begins with a fetch cycle. T_1 is the address state, T_2 is the increment state, and T_3 is the memory state. At the end of the fetch cycle, the instruction is stored in the instruction register. After the instruction field has been decoded, the control matrix automatically generates the correct execution routine. Upon completion of the execution cycle, the ring counter resets and the next machine cycle begins.

The data processing ends when a HLT instruction is loaded into the instruction register.

10-8 MICROPROGRAMMING

The control matrix of Fig. 10-15 is one way to generate the microinstructions needed for each execution cycle. With larger instruction sets, the control matrix becomes very complicated and requires hundreds or even thousands of gates. This is why *hardwired control* (matrix gates soldered together) forced designers to look for an alternative way to produce the control words that run a computer.

Microprogramming is the alternative. The basic idea is to store microinstructions in a ROM rather than produce them with a control matrix. This approach simplifies the problem of building a controller-sequencer.

Storing the Microprogram

By assigning addresses and including the fetch routine, we can come up with the SAP-1 microinstructions shown in Table 10-6. These microinstructions can be stored in a *control ROM* with the fetch routine at addresses 0H to 2H, the LDA routine at addresses 3H to 5H, the ADD routine at 6H to 8H, the SUB routine at 9H to BH, and the OUT routine at CH to EH.

To access any routine, we need to supply the correct addresses. For instance, to get the ADD routine, we need to supply addresses 6H, 7H, and 8H. To get the OUT routine, we supply addresses CH, DH, and EH. Therefore, accessing any routine requires three steps:

- 1. Knowing the starting address of the routine
- 2. Stepping through the routine addresses
- 3. Applying the addresses to the control ROM.

Address ROM

Figure 10-16 shows how to microprogram the SAP-1 computer. It has an *address* ROM, a *presettable* counter, and a *control* ROM. The address ROM contains the starting addresses of each routine in Table 10-6. In other words,

TABLE 10-6. SAP-1 CONTROL ROM

Address	Contents†	Routine	Active
0H	5E3H	Fetch	E_P, \overline{L}_M
1H	ВЕЗН		C_P
2H	263H		$\frac{C_P}{CE}$, \overline{L}_I
3H	1A3H	LDA	\overline{L}_M , \overline{E}_I
4H	2C3H		$\overline{\overline{CE}},\overline{\overline{L}}_{\!A}$
5H	3E3H		None
6H	1A3H	ADD	$\overline{L}_M, \overline{E}_I$
7H	2E1H		$\overline{CE}, \overline{L}_{R}$
8H	3C7H		$\overline{L}_{\!\scriptscriptstyle A},\overline{E}_{\scriptscriptstyle U}$
9H	1A3H	SUB	$\overline{L}_M, \overline{E}_I$
AH	2E1H		\overline{CE} , \overline{L}_B
BH	3CFH		\overline{L}_A , S_U , E_U
СН	3F2H	OUT	E_A, \overline{L}_O
DH	3E3H		None
EH	3E3H		None
FH	X	X	Not used

[†] $\mathbf{CON} = \mathbf{C}_{P}\mathbf{E}_{P}\overline{\mathbf{L}}_{M}\overline{\mathbf{CE}} \quad \overline{\mathbf{L}}_{I}\overline{\mathbf{E}}_{I}\overline{\mathbf{L}}_{A}\mathbf{E}_{A} \quad \mathbf{S}_{U}\mathbf{E}_{U}\overline{\mathbf{L}}_{B}\overline{\mathbf{L}}_{O}.$




Fig. 10-16 Microprogrammed control of SAP-1.

the address ROM contains the data listed in Table 10-7. As shown, the starting address of the LDA routine is 0011, the starting address of the ADD routine is 0110, and so on.

When the op-code bits $I_7I_6I_5I_4$ drive the address ROM, the starting address is generated. For instance, if the ADD

TABLE 10-7. ADDRESS ROM

Address	Contents	Routine
0000	0011	LDA
0001	0110	ADD
0010	1001	SUB
0011	XXXX	None
0100	XXXX	None
0101	XXXX	None
0110	XXXX	None
0111	XXXX	None
1000	XXXX	None
1001	XXXX	None
1010	XXXX	None
1011	XXXX	None
1100	XXXX	None
1101	XXXX	None
1110	1100	OUT
1111	XXXX	None

instruction is being executed, $I_7I_6I_5I_4$ is 0001. This is the input to the address ROM; the output of this ROM is 0110.

Presettable Counter

When T_3 is high, the load input of the *presettable counter* is high and the counter loads the starting address from the address ROM. During the other T states, the counter counts.

Initially, a high *CLR* signal from the clear-start debouncer is differentiated to get a narrow positive spike. This resets the counter. When the computer run begins, the counter output is 0000 during the T_1 state, 0001 during the T_2 state, and 0010 during the T_3 state. Every fetch cycle is the same because 0000, 0001, and 0010 come out of the counter during states T_1 , T_2 , and T_3 .

The op code in the instruction register controls the execution cycle. If an ADD instruction has been fetched, the $I_7I_6I_5I_4$ bits are 0001. These op-code bits drive the address ROM, producing an output of 0110 (Table 10-7). This starting address is the input to the presettable counter. When T_3 is high, the next negative clock edge loads 0110 into the presettable counter. The counter is now preset, and counting can resume at the starting address of the ADD routine. The counter output is 0110 during the T_4 state, 0111 during the T_5 state, and 1000 during the T_6 state.

When the T_1 state begins, the leading edge of the T_1 signal is differentiated to produce a narrow positive spike which resets the counter to 0000, the starting address of the fetch routine. A new machine cycle then begins.

Control ROM

The control ROM stores the SAP-1 microinstructions. During the fetch cycle, it receives addresses 0000, 0001, and 0010. Therefore, its outputs are

5E3H BE3H 263H

These microinstructions, listed in Table 10-6, produce the address state, increment state, and memory state.

If an ADD instruction is being executed, the control ROM receives addresses 0110, 0111, and 1000 during the execution cycle. Its outputs are

1A3H 2E1H 3C7H

These microinstructions carry out the addition as previously discussed.

For another example, suppose the OUT instruction is being executed. Then the op code is 1110 and the starting address is 1100 (Table 10-7). During the execution cycle, the counter output is 1100, 1101, and 1110. The output of the control ROM is 3F2H, 3E3H, and 3E3H (Table 10-6). This routine transfers the accumulator contents to the output port.

Variable Machine Cycle

The microinstruction 3E3H in Table 10-6 is a nop. It occurs once in the LDA routine and twice in the OUT routine. These nops are used in SAP-1 to get a fixed machine cycle for all instructions. In other words, each machine cycle takes exactly six T states, no matter what the instruction. In some computers a fixed machine cycle is an advantage. But when speed is important, the nops are a waste of time and can be eliminated.

One way to speed up the operation of SAP-1 is to skip any T state with a nop. By redesigning the circuit of Fig. 10-16 we can eliminate the nop states. This will shorten the machine cycle of the LDA instruction to five states $(T_1, T_2, T_3, T_4, \text{ and } T_5)$. It also shortens the machine cycle of the OUT instruction to four T states $(T_1, T_2, T_3, \text{ and } T_4)$.

Figure 10-17 shows one way to get a variable machine cycle. With an LDA instruction, the action is the same as before during the T_1 to T_5 states. When the T_6 state begins, the control ROM produces an output of 3E3H (the nop microinstruction). The NAND gate detects this nop instantly and produces a low output signal \overline{NOP} . \overline{NOP} is fed back to the ring counter through an AND gate, as shown in Fig. 10-18. This resets the ring counter to the T_1 state, and a new machine cycle begins. This reduces the machine cycle of the LDA instruction from six states to five.




Fig. 10-17 Variable machine cycle.




Fig. 10-18

With the OUT instruction, the first nop occurs in the T_5 state. In this case, just after the T_5 state begins, the control ROM produces an output of 3E3H, which is detected by the NAND gate. The low \overline{NOP} signal then resets the ring counter to the T_1 state. In this way, we have reduced the machine cycle of the OUT instruction from six states to four.

Variable machine cycles are commonly used with microprocessors. In the 8085, for example, the machine cycles take from two to six T states because all unwanted nop states are ignored.

Advantages

One advantage of microprogramming is the elimination of the instruction decoder and control matrix; both of these become very complicated for larger instruction sets. In other words, it's a lot easier to store microinstructions in a ROM than it is to wire an instruction decoder and control matrix.

Furthermore, once you wire an instruction decoder and control matrix, the only way you can change the instruction

set is by disconnecting and rewiring. This is not necessary with microprogrammed control; all you have to do is change the control ROM and the starting-address ROM. This is a big advantage if you are trying to upgrade equipment sold earlier.

Summary

In conclusion, most modern microprocessors use microprogrammed control instead of hardwired control. The microprogramming tables and circuits are more complicated than those for SAP-1, but the idea is the same. Microinstructions are stored in a control ROM and accessed by applying the address of the desired microinstruction.

GLOSSARY

address state The T_1 state. During this state, the address in the program counter is transferred to the MAR.

accumulator The place where answers to arithmetic and logic operations are accumulated. Sometimes called the A register.

assembly language The mnemonics used in writing a program.

B register An auxiliary register that stores the data to be added or subtracted from the accumulator.

fetch cycle The first part of the instruction cycle. During the fetch cycle, the address is sent to the memory, the program counter is incremented, and the instruction is transferred from the memory to the instruction register.

increment state The T_2 state. During this state, the program counter is incremented.

instruction cycle All the states needed to fetch and execute an instruction.

instruction register The register that receives the instruction from the memory.

instruction set The instructions a computer responds to. *LDA* Mnemonic for load the accumulator.

machine cycle All the states generated by the ring counter. *machine language* The strings of 0s and 1s used in a program.

macroinstruction One of the instructions in the instruction set

MAR Memory address register. This register receives the address of the data to be accessed in memory. The MAR supplies this address to the memory.

memory-reference instruction An instruction that calls for a second memory operation to access data.

memory state The T_3 state. During this state, the instruction in the memory is transferred to the instruction register. **microinstruction**. A control word out of the controller-sequencer. The smallest step in the data processing.

nop No operation. A state during which nothing happens. **output register** The register that receives processed data from the accumulator and drives the output display of SAP-1. Also called an output port.

object program A program written in machine language. **op code** Operation code. That part of the instruction which tells the computer what operation to perform.

program counter A register that counts in binary. Its contents are the address of the next instruction to be fetched from the memory.

RAM Random-access memory. A better name is readwrite memory. The RAM stores the program and data needed for a computer run.

source program A program written in mnemonics.

SELF-TESTING REVIEW

Read each of the following and provide the missing words. Answers appear at the beginning of the next question.

- 1. The _____ counter, which is part of the control unit, counts from 0000 to 1111. It sends to the memory the _____ of the next instruction.
- 2. (program, address) The MAR, or _____ register, latches the address from the program counter.

 A bit later, the MAR applies this address to the _____, where a read operation is performed.
- **3.** (memory-address, RAM) The instruction register is

- part of the control unit. The contents of the register are split into two nibbles. The upper nibble goes to the __ **4.** (instruction, controller-sequencer) The controllersequencer produces a 12-bit word that controls the rest of the computer. The 12 wires carrying this _____ word are called the control 5. (control, bus) The _____ is a buffer register that stores sums or differences. Its two-state output goes to the adder-subtracter. The ______ produces the sum when S_U is low and the difference when S_U is high. The output register is sometimes called an output _ (accumulator, adder-subtracter, port) The SAP-1 set is LDA, ADD, SUB, OUT, and HLT. LDA, ADD, and SUB are called _ instructions because they use data stored in the memory. (instruction, memory-reference) The 8080 was the first widely used microprocessor. The ______ is an enhanced version of the 8080 with essentially the same instruction set. **8.** (8085) LDA, ADD, SUB, OUT, and HLT are coded as 4-bit strings of 0s and 1s. This code is called the _____ code. ____ language uses mnemonics when writing a program. _ language uses strings of 0s and 1s.
- 9. (op, Assembly, Machine) SAP-1 has ______ T states, periods during which register contents change. The ring counter, or _____ counter, produces these T states. These six T states represent one machine cycle. In SAP-1 the instruction cycle has only one machine cycle. In microprocessors like the 8080 and the 8085, the _____ cycle may have from one to five machine cycles.
- 10. (six, state, instruction) The controller-sequencer sends out control words, one during each T state or clock cycle. Each control word is called a ______. Instructions like LDA, ADD, SUB, etc. are called ______. Each SAP-1 macroinstruction is made up of three ______.
- 11. (microinstruction, macroinstructions, microinstructions) With larger instruction sets, the control matrix becomes very complicated. This is why hardwired control is being replaced by ______. The basic idea is to store the ______ in a control ROM.
- 12. (microprogramming, microinstructions) SAP-1 uses a fixed machine cycle for all instructions. In other words, each machine cycle takes exactly six T states. Microprocessors like the 8085 have variable machine cycles because all unwanted nop states are eliminated.

PROBLEMS

10-1. Write a SAP-1 program using mnemonics (similar to Example 10-1) that will display the result of

$$5 + 4 - 6$$

Use addresses DH, EH, and FH for the data.

- **10-2.** Convert the assembly language of Prob. 10-1 into SAP-1 machine language. Show the answer in binary form and in hexadecimal form.
- **10-3.** Write an assembly-language program that performs this operation:

$$8 + 4 - 3 + 5 - 2$$

Use addresses BH to FH for the data.

- **10-4.** Convert the program and data of Prob. 10-3 into machine language. Express the result in both binary and hexadecimal form.
- **10-5.** Figure 10-19 shows the timing diagram for the ADD instruction. Draw the timing diagram for the SUB instruction.





Fig. 10-19







Fig. 10-20






Fig. 10-21





Fig. 10-22



- **10-6.** Suppose an 8085 uses a clock frequency of 3 MHz. The ADD instruction of an 8085 takes four *T* states to fetch and execute. How long is this?
- **10-7.** What are the SAP-1 microinstructions for the LDA routine? For the SUB routine? Express the answers in binary and hexadecimal form.
- **10-8.** Suppose we want to transfer the contents of the accumulator to the B register. This requires a new microinstruction. What is this microinstruction? Express your answer in hexadecimal and binary form.
- **10-9.** Look at Fig. 10-20 and answer the following questions:
 - a. Are the contents of the program counter changed on the positive or negative edge of the *CLK* signal? At this instant, is the *CLK* signal on its rising or falling edge?
 - b. To increment the program counter, does C_P have to be low or high?
 - c. To clear the program counter, does \overline{CLR} have to be low or high?
 - d. To place the contents of the program counter on the W bus, should E_P be low or high?

- **10-10.** Refer to Fig. 10-21:
 - a. If \overline{L}_A is high, what happens to the accumulator contents on the next positive clock edge?
 - b. If $A = 0010 \ 1100$ and $B = 1100 \ 1110$, what is on the W bus if E_A is high?
 - c. If $A = 0000 \ 1111$, $B = 0000 \ 0001$, and $S_U = 1$, what is on the W bus when E_U is high?
- **10-11.** Answer the following questions for Fig. 10-22:
 - a. With S_5 in the CLEAR position, is the \overline{CLR} output low or high?
 - b. With S_6 in the LOW position, is the output low or high for pin 11, C24?
 - c. To have a clock signal at pin 3 of C29, should \overline{HLT} be low or high?
- 10-12. Refer to Fig. 10-23 to answer the following:
 - a. If $I_7I_6I_5I_4 = 1110$, only one of the output pins in C35 is high. Which pin is this? (Disregard pins 10 and 12.)
 - b. *CLR* goes low. Which is the timing signal $(T_1$ to T_6) that goes high?
 - c. LDA and T_5 are high. Is the voltage low or high at pin 6, C45?
 - d. ADD and T_4 are high. Is the signal low or high at pin 12, C45?