DIRECT MEMORY ACCESS (DMA) AND THE 8237 DMA CONTROLLER

Direct Memory Access is an I/O technique commonly used for high-speed data transfer; for example, data transfer between system memory and a floppy disk. In status check I/O and interrupt I/O, data transfer is relatively slow because each instruction needs to be fetched and executed. In DMA, the MPU releases the control of the buses to a device called a DMA controller. The controller manages data transfer between memory and a peripheral under its control, thus bypassing the MPU. Conceptually, this is an important I/O technique; it introduces two new signals available on the 8085—HOLD and HLDA (Hold Acknowledge).

- HOLD—This is an active high input signal to the 8085 from another master requesting the use of the address and data buses. After receiving the Hold request, the MPU relinquishes the buses in the following machine cycle. All buses are tri-stated and the Hold Acknowledge (HLDA) signal is sent out. The MPU regains the control of the buses after HOLD goes low.
- □ HLDA (Hold Acknowledge)—This is an active high output signal indicating that the MPU is relinquishing control of the buses.

A DMA controller uses these signals as if it were a peripheral requesting the MPU for the control of the buses. The MPU communicates with the controller by using the Chip Select line, buses, and control signals. However, once the controller has gained control, it plays the role of a processor for data transfer. To perform this function the DMA controller should have

- 1. a data bus.
- 2. an address bus,
- 3. Read/Write control signals, and
- 4. control signals to disable its role as a peripheral and to enable its role as a processor.

This process is called switching from the slave mode to the master mode.

For all practical purposes, the DMA controller is a processor capable only of copying data at high speed from one location to another location. As an illustration, a programmable DMA controller, the Intel 8237, is described below.

15.6.1 The 8237 DMA Controller

The 8237 is a programmable Direct Memory Access controller (DMA) housed in a 40-pin package. It has four independent channels with each channel capable of transferring 64K bytes. It must interface with two types of devices: the MPU and peripherals such as floppy disks. As mentioned earlier, the DMA plays two roles in a given system: It is an I/O to the microprocessor (slave mode) and it is a data transfer processor to peripherals such as floppy disks (master mode). Many of its signals that are input in the I/O mode become outputs in the processor mode. It also needs additional signal lines to communicate

Generated by CamScanner


with the addresses of 64K data bytes, and these signals must be generated externally by using latches and buffers. The 8237 is a complex device. To maintain clarity, the following discussion is divided into five segments: DMA channels and interfacing, DMA siging discounting and DMA channels and interfacing, DMA signals, system interface, programming, and DMA execution. The specification details of the 8237 are included in Appendix D.

DMA CHANNELS AND INTERFACING

Figure 15.33 shows a logical pin out and internal registers of the 8237. It also shows the Figure with the 8085 using a 3-to-8 decoder.


The 8237 has four independent channels, CH0 to CH3. Internally, two 16-bit registers are associated with each channel: One is used to load a starting address of the byte to ters are and the second is used to load a count of the number of bytes to be copied. be copied a count of the number of bytes to be copied.

Figure 15.33 shows eight such registers that can be accessed by the MPU. The addresses Figure 13.35 are determined by four address lines, A₃ to A₀, and the Chip Select (CS) of these registers 0000 on lines A₂-A₀ selects CHO Momentum Address 0000 on lines A₂-A₀ selects CHO Momentum Address 0000 on lines A₃-A₀ selects CHO Momentum Address 0000 on lines A₂-A₀ selects CHO Momentum Address 0000 on lines A₃-A₀ selects CHO Momentum Address 00000 on lines A₃-A₀ selects 0000 on lines 00000 on lines 0000 on l of these 105.000 on lines A₃-A₀ selects CH0 Memory Address Register (MAR) and signal. Address 0001 selects the next register CE0 Count, Similar 1. signal. Address 0001 selects the next register, CHO Count. Similarly, all the remaining registers address in sequential order. The last eight registers address of address of are selected in sequential order. The last eight registers are used to write commands or are selected in Figure 15.33, the MDII accounts and the selected in sequential order. are selected as shown. In Figure 15.33, the MPU accesses the DMA controller by assertread status as Y₀ of the decoder. Therefore, the addresses of these internal registers range ing the signal Y₀ of the decoder. Therefore, the addresses of these internal registers range from 00 to 0FH as follows:




In Figure 15.33, signals are divided into two groups: (1) one group of signals shown on DMA SIGNALS In Figure 18237 is used for interfacing with the MPU; (2) the second group shown on the left of the 8237 is for communication. the right-hand side of the 8237 is for communicating with peripherals. Some of these sigthe right-hand some of these signals are bidirectional and their functions are determined by the DMA mode of operation (I/O or processor). The signals that are necessary to understand the DMA operation are explained as follows; the remaining signals are listed in Appendix D.

- DREQ0-DREQ3-DMA Request: These are four independent, asynchronous input signals to the DMA channels from peripherals such as floppy disks and the hard disk. To obtain DMA service, a request is generated by activating the DREQ line of the
- DACKO-DACK3—DMA Acknowledge: These are output lines to inform the individual peripherals that a DMA is granted. DREQ and DACK are equivalent to handshake signals in I/O devices.



8237A—LMA Controller with Internal Registers



8237A—LMA Controller with Internal Registers

AEN and ADSTB-Address Enable and Address Strobe: These are active high out-
put signals that are used to latch a high-order address byte to generate a 16-bit address.
MEMR and MEMW—Memory Read and Memory Write: These are output signals
used during the DMA cycle to write and read from memory.
A_3-A_0 and A_7-A_4 —Address: A_3-A_0 are bidirectional address lines. They are used as
inputs to access control registers as shown in the previous section. During the DMA
cycle, these lines are used as output lines to generate a low-order address that is com-
bined with the remaining address lines A_7 – A_4 .
HRQ and HLDA-Hold Request and Hold Acknowledge: HRQ is an output signal
used to request the MPU control of the system bus. After receiving the HRQ, the MPU

SYSTEM INTERFACE

The DMA is used to transfer data bytes between I/O (such as a floppy disk) and system memory (or from memory to memory) at high speed. It includes eight data lines, four control signals (\overline{IOR} , \overline{IOW} , \overline{MEMR} , and \overline{MEMW}), and eight address lines (A_7 – A_0). However, it needs 16 address lines to access 64K bytes. Therefore, an additional eight lines must be generated as shown in Figure 15.34.

completes the bus cycle in process and issues the HLDA signal.

When a transfer begins, the DMA places the low-order byte on the address bus and the high-order byte on the data bus and asserts AEN (Address Enable) and ADSTB (Address Strobe). These two signals are used to latch the high-order byte from the data bus; thus, it places the 16-bit address on the system bus. After the transfer of the first byte, the latch is updated when the lower byte generates a carry (or borrow). Figure 15.34 shows two latches: one latch (373 #1) to latch a high-order address from the data bus by using the AEN and ADSTB signals, and the second latch (373 #2) to demultiplex the 8085 bus and generate the low-order address bus by using the ALE (Address Latch Enable from the 8085) signal. The AEN signal is connected to the OE signal of the second latch to disable the low-order address bus from the 8085 when the first latch is enabled to latch the high-order byte of the address.

PROGRAMMING THE 8237

To implement the DMA transfer, the 8237 should be initialized by writing into various control registers discussed earlier in the DMA channels and interfacing section. To initialize the 8237, the following steps are necessary.

- 1. Write a control word in the Mode register that selects the channel and specifies the type of transfer (Read, Write, or Verify) and the DMA mode (block, single-byte, etc.).
- 2. Write a control word in the Command register that specifies parameters such as priority among four channels, DREQ and DACK active levels, and timing, and enables the 8237.
- 3. Write the starting address of the data block to be transferred in the channel Memory Address Register (MAR).
- 4. Write the count (the number of the bytes in the data block) in the channel Count register.

Generated by CamScanner

A DMA Transfer Timing Diagram

Figure 11.6 shows the sequence of signals that will take place for a DMA transfer in a system such as that in Fig. 11.5. Keep a copy of Fig. 11.5 handy as you work

your way down through these waveforms. The labels we have added to each signal should help you. We will pick up where the 8237 asserts AEN high and gains control of the buses. After the 8237 gains control of the bus, it sends out the lower 8 bits of the memory address on its A7–A0 pins and the upper 8 bits of the memory address on its DB0–DB7 pins. The 8237 pulses ADSTB high to latch these address bits in the 8282 and then removes these address bits from the data bus. At about the same time the 8237 sends a DACK signal to the disk controller to tell it to get ready for a data transfer.

Now that everything is ready, the 8237 asserts two control bus signals to enable the actual transfer. For a transfer from memory to the disk controller, it will assert MEMR and IOW. For a transfer from the disk controller to memory, it will assert MEMW and IOR. Note that the 8237 does not have to put out an I/O address to enable the disk controller for this transfer. When programmed in DMA mode, the disk controller needs only IOR or IOW to be asserted to enable it for the transfer. Also note that the 8237 will not output a new address on A8 through A15 when a second transfer is done, unless those bits have

to be changed. This saves time during multiple-byte transfers.

When the programmed number of bytes have been transferred, the DMA controller pulses its end-of-process, EOP, pin low, unasserts its hold request to the 8086, and drops its AEN signal low. This realeases the buses back to the 8086. Now that you have an idea how an 8237 is connected and operates in a system, we will give you an overview of what is involved in initializing it.




Fig. 11.6 Timing diagram for 8237 DMA transfer. (Intel Corporation)