

Course Title: Computer Architecture

Course no: CSC-201

Credit hours: 3

Nature of course: Theory (3 Hrs.)

Full Marks: 80+20

Pass Marks: 32+8

Course Synopsis: This course gives the fundamental knowledge concern with the way the hardware components are connected together to form a computer system and how they interact to provide the processing needs of the user.

Goals:

- Introduces the fundamental concepts behind the design working and organization of a computer system.
- Instruction set architecture, memory hierarchies and interconnection.

Unit	Topics	Hrs.
1.	Data Representation <ul style="list-style-type: none">• Data Representation<ul style="list-style-type: none">➤ Data Types- number systems, alphanumeric representation, complements (r's and $r-1$'s)• Fixed Point Representation<ul style="list-style-type: none">➤ Integer Representation➤ Arithmetic addition, subtraction, overflows.➤ Decimal fixed point representation• Floating Point Representation• Binary and Decimal Codes<ul style="list-style-type: none">➤ Gray, BCD, ASSCII ,Excess-3• Error Detection code<ul style="list-style-type: none">➤ Parity bit, parity checker and parity generator	(5) 1.5 1 1 1 0.5
2.	Micro operations <ul style="list-style-type: none">• Arithmetic Micro operations<ul style="list-style-type: none">➤ Add micro operation, subtract micro operation➤ Binary adder, binary subtractor, binary adder-subtractor, binary incrementor➤ Arithmetic circuit• Logic Micro operations<ul style="list-style-type: none">➤ Logic microoperations➤ Implementations and application• Shift Microoperations	(5) 2 1

	<ul style="list-style-type: none"> ➤ Logical shift, circular shift, arithmetic shift. ➤ Combinational circuit shifter 	1
	<ul style="list-style-type: none"> • Arithmetic Logic Shift Unit 	1
3.	Fundamental of Computer Organization and Design	(7)
	<ul style="list-style-type: none"> • Computer Register <ul style="list-style-type: none"> ➤ Registers for the basic computer and common bus system 	1
	<ul style="list-style-type: none"> • Computer Instructions <ul style="list-style-type: none"> ➤ Instruction format, basic instructions, instruction set completeness, types of instructions (memory reference, register reference, i/o) 	1.5
	<ul style="list-style-type: none"> • Instruction Cycle <ul style="list-style-type: none"> ➤ Phases of instruction cycle ➤ Fetch & decodes ➤ Flowchart for instruction cycle 	1
	<ul style="list-style-type: none"> • Input and Output and Interrupt <ul style="list-style-type: none"> ➤ i/o configuration, Input-output instruction ➤ Types of interrupt, Program Interrupt, interrupt cycle 	1.5
	<ul style="list-style-type: none"> • Basic computer Design and Accumulator Logic <ul style="list-style-type: none"> ➤ Basic Hardware components ➤ Flowchart for computer operations ➤ Control logic gates ➤ Control of registers and memory ➤ Control of common bus ➤ Control of Flip flop ➤ Design of accumulator logic (control of AC register, Adder and logic circuit) 	2
4.	Control Unit	(5)
	<ul style="list-style-type: none"> • Control Memory <ul style="list-style-type: none"> ➤ Control word, control memory, stored program organization 	1
	<ul style="list-style-type: none"> • Hardwired control <ul style="list-style-type: none"> ➤ Introduction, Timing and Control, Control unit of basic computer, timing signal 	1
	<ul style="list-style-type: none"> • Micro programmed Control <ul style="list-style-type: none"> ➤ Microprogram control organization ➤ Address Sequencing <ul style="list-style-type: none"> ❖ Introduction, conditional branching, Mapping of instruction, subroutines 	3

	<ul style="list-style-type: none"> ➤ Microprograms <ul style="list-style-type: none"> ❖ Microinstruction and microoperation format, Symbolic Microinstructions, Symbolic microprogram, Binary microprogram ➤ Design of Control Unit <ul style="list-style-type: none"> ❖ F Field decoding, Microprogram sequencer 	
5.	<p>Central Processing Unit</p> <ul style="list-style-type: none"> • Register Organization <ul style="list-style-type: none"> ➤ Bus System and CPU, Control word, ALU and Microoperation for CPU • Register Stack and memory Stack <ul style="list-style-type: none"> ➤ LIFO and Stack Pointer, Register Stack, Memory Stack • One address and two address instruction <ul style="list-style-type: none"> ➤ Instruction Format, One address instruction, two address instruction, three address instruction and zero address instruction • Addressing Modes <ul style="list-style-type: none"> ➤ Introduction, Implied Mode, Immediate Mode, Register Mode, Register Indirect Mode, autoincrement/autodecrement Mode, Direct Address Mode, Indirect Address Mode, Relative Address Mode, Indexed Addressing Mode, Base Register Addressing Mode • Data transfer and Manipulation <ul style="list-style-type: none"> ➤ Basic Operations ➤ Data Transfer Instructions ➤ Data Manipulation Instructions <ul style="list-style-type: none"> ❖ Types, Arithmetic Instructions, Logical and Bit Manipulation Instruction, Shift Instruction • Introduction to RISC and CISC <ul style="list-style-type: none"> ➤ Introduction to RISC and CISC, Characteristics of RISC and CISC, Overlapped Register Window 	<p>(6)</p> <p>0.5</p> <p>1</p> <p>1.5</p> <p>1</p> <p>1</p> <p>1</p>
6.	<p>Fixed point Computer Arithmetic</p> <ul style="list-style-type: none"> • Addition and Subtraction <ul style="list-style-type: none"> ➤ Introduction, Addition and subtraction with signed magnitude, Hardware Implementation, Hardware Algorithm ➤ Addition and subtraction with signed 2's complement • Multiplication <ul style="list-style-type: none"> ➤ Introduction, Hardware Implementation and Algorithm, Booth 	<p>(5)</p> <p>1.5</p> <p>2</p>

	<p>Algorithm, Array Multiplier</p> <ul style="list-style-type: none"> • Division Algorithm <ul style="list-style-type: none"> ➤ Introduction, Hardware Implementation, Overflow, Hardware Algorithm, Restoring method, Comparison and nonrestoring Method. 	1.5
7.	<p>Input and Output Organization</p> <ul style="list-style-type: none"> • Introduction to Peripheral Devices <ul style="list-style-type: none"> ➤ I/O subsystem and peripherals • I/O interface <ul style="list-style-type: none"> ➤ Interface, I/O bus and interface module, Types of I/O Commands ➤ I/O and Memory bus, Isolated I/o, Memory Mapped I/O, I/O interface Unit • Direct Memory Access (DMA) <ul style="list-style-type: none"> ➤ Types of I/O, DMA, DMA Transfer • I/O Processor <ul style="list-style-type: none"> ➤ I/O Processing, CPU-IOP Communication • Data communication processor <ul style="list-style-type: none"> ➤ Serial and parallel Communication, data communication processor, Modes of data transfer, Protocol 	<p>(6)</p> <p>0.5</p> <p>1.5</p> <p>1.5</p> <p>1.0</p> <p>1.5</p>
8.	<p>Memory Organization</p> <ul style="list-style-type: none"> • Hierarchy of Memory System <ul style="list-style-type: none"> ➤ Types of Memory, Sequential, Random, Memory Hierarchy • Primary and Secondary Memory <ul style="list-style-type: none"> ➤ Primary memory-RAM, ROM, Bootstrap Loader, RAM and ROM Chips, Memory Address Map, Memory-CPU connection ➤ Auxiliary Memory-Types, Magnetic (Tape, Disk), Optical, Semiconductor • Virtual Memory <ul style="list-style-type: none"> ➤ Introduction, Address space, Memory space, Address Mapping using Pages, Associative Page Table , Page Replacement • Memory Management hardware <ul style="list-style-type: none"> ➤ Introduction, Segmented Page Mapping, Memory Protection 	<p>(6)</p> <p>1</p> <p>1.5</p> <p>2.5</p> <p>1</p>

Text Books: M. Morris Mano, **Computer System Architecture**

References:

M. Morris Mano “Digital Design”, Pearson Education, Third Edition

M. Morris Mano “Logic and Computer Design Fundamentals, Pearson Education, 2nd Edition Updated.

Members:

Name	Address	Signature

Dr. Subarna Shakya	----- Expert/Coordinator	
Hari Khadka	----- Patan Campus	
Bhoj Raj Ghimire	----- Amrit Science Campus A.	
N. Mishra	----- St. Xavier College	
Pratima Karki	----- Kathford College	

BCSIT—Third Semester Course Title:
Computer Architecture
Course no: CSC-201

Full Marks: 80

Pass Marks: 32

Long Answer Questions

Attempt any two questions.

2 x 10=20

1. What do you understand by interrupt? Draw and explain the flow chart for interrupt cycle. 2+8
2. State and explain the different types of data manipulation instructions used in a typical computer. 10
3. Why do computers need input-output interface? Explain the sequence of operations carried out during CPU-IOP Communication with the help of suitable flow chart. 3+7

Short Answer Questions

Attempt any ten questions.

12 x 5 = 60

1. Derive the circuit for a 3-bit parity generator and a 4-bit parity checker using even parity bit. 6
2. Explain the shift micro-operation in brief. 6
3. Explain the difference between hardwired and micro-programmed control units. Is it possible to have a hardwired control with a hardwired control associated with a control memory? 4 + 2
4. Show using the concept of addition/subtraction algorithm that adding B after the operation $A + B' + 1$ restores the original value of A. What should be done with the end carry? 5 + 1
5. Describe the memory mapping table in a paged system. 6
6. Starting from an initial value of $R = 11011101$, determine the sequence of binary values in R after a logical shift left, followed by a circular shift, followed by a logical shift-right and a circular shift left. 1.5 + 1.5 + 1.5 + 1.5
7. In your opinion, what different hardware components are required to design a basic computer? 6
8. What are the microinstructions needed for fetch routine? Write a symbolic microprogram for the fetch routine. 3 + 3
9. Differentiate between RISC and CISC computers. 6
10. What do you understand by the memory hierarchy in a computer system? 6
11. Why does DMA have priority over CPU when both request a memory transfer? 6
12. Write short notes on the following: 3+3
 - a. Alphanumeric representation
 - b. Divide overflow