(A ssembler Test)

- 2. This performs mathematical operations (eg. add) subtract) and logical operations (eg. ALD, OR). The ALU Less Locals in data from input registers, performs the operations on the data (for based a instructions from the CPU) then stores the result in an output register
- 2. This decodes program instructions and hardles logistics for the execution of decoded instructions i.e. it instructs the memory, ALU and input & output devices how to respond to the instructions that have been peut to the processor.
- 3. The Fetch Execute cycle is the sequence of operations that are completed in order to execute an instruction. This cycle tokes place over several CPU clock cycles as the components involved are constructed using sequential combinational logic circuits.

O FETCH: the next instruction is to execute is relieved from main memory

· Address from PC is copied to MAR

" PC is incremented to point to next instruction in memory

"Instruction held at that address is copied to MDR by the data bus and then copied to the CIR

- © DECODE: the fetched instruction is decoded (to form recognisable operations)
 - · Retrieved instruction is sent to the cu and decoded
 - @ EXECUTE: the instruction is executed
 - sequence of control signals

· May result in changes to date registers / PC/ ALL/ 1/0 etc

A Between each execute and fetch stage, the content of the stadus register is checked for changes that could mean there is an interrupt - leads to the appearance of a the processor multitasking and running different programs.

PC: holds the memory address of the next instruction to be incremented executed. This is incremented once the address has been copied to the MR as the instructions are held sequentially in memory.

IR: holds the most recently petched instruction (divided int operand & operande)

5. This is a collection of status flegs which are net upon certain conditions arising in the ALU. This information in used to decide if brocking should be allowed.

E.g. Zero flag (2) will be set if an an Umeric/logical operation was zero

high-level language program

Compiler Compiler Low-level language program

Machine code program

Compiles translate programs wither in high-level languages into machine code. This is autputted as a file that can be run independently.

7. General form: LABEL: OPCODE OPERAND(S) | COMMENT

E.g. START: move b #5, DO 1 lood DO regiser with the constant 5 (a byte)

Here move b is the operate (mnemonic) and #5 and Do or the operads mare b can mare a byte (as specified by .b)

مد فراسته وددم ودورياد موا بعادم عدوره المه صما when regular checked for changes who as a go source of least to the appearance of

- 8. E.g. mash add. b #\$A, Do | odd 10 to DO

 This adds the value of 10 to the value amently stored in the DO register.
- 9. This is used to reper to data that is located in an address field of an instruction

E.g. mare. b #\$42, DS | Puts the her value 42 into register DS

As the operand forms part of the instruction it remains constant throughout execution of a program

10. With absolute addressing the address of the data (i.e. the address of the register) is specified in the operand, so no further processing is required

E.g. mae.b =0 OF (odders in F), not the value)

Disodvartage: it doesn't allow position independent code as a program will consistently use the same memory address.