



Each full adder has a carry in and a B and A input. The final carry out means there if I means that there has been an averflow (i.e. result generated is two large to fit a the bus)

10. By adding in a control line, Z: This should be endwively orded with each bit of B individually and is the Cin on the first full adder - 40 Bo



When Z=0: B is inchanged and the Ch is 0 so it ads as an adder (S=A+B)

When $z=\pm$: the bits of B are inverted and Cin is \pm (i.e. \pm added to the 3cm) which is essentially forming the 23 Complement of B, so it acts as a subtractor (S=A+(-B))



Carry out indicates the sign of the result now

12. A decoder converts binary information from the n coded inputs to the 2" unique outputs.

Use: to address unique memory locations in a microprocessor

Lhis is because each combination of input states has a unique output pin (i.e. memory Location) which corresponds to the current input state

13. This outputs a selected input from multiple inputs using selection lines


E.g. a 4-1 multiplexer - this has a selector lines to give 4 aptions, each of which corresponds to one of the 4 input lines

Use: source selection control e.g. a home stereo which can connect the iPod, CD or roots to the speakers (output)

14. A D-Type latch add as a 1-bil 'memory storage' box. This is because the inputted data is only presented as the output when the enoble line is high

When enable is 0, there is no change to the output as $\overline{0.D} = 1$. This is because both inputs to the 'flip-flop' NAND gates will be 1 oo a (output) will remain the same (due to plipflop statisty) feedback

When enable is high, the inputted date, D, will be autputted at a land apposite at a one to bistobility of flipflop)



And A_{N-2} Q_{N-2} Q_{N-2} Q_{N-2} Q_{N-2} Q_{N-2} Q_{N-2} Q_{N-2}

This is a parallel lood register - each bill of A is looked into an individual D. Type latch in the some clack agare (i.e. some time)

This has a common clock - clock input signal goes to all the D-type latches at the some time

This circuit functions as a N-bit memory system e.g. con store a N-bit number.

The clock pulse is provided by posting a switch (0+1) or (1+0). However, this circuit only outputs a when it's 0+1 to otherise A will be stered. This is because because the D-type latches only respond to the rising edge.