# COMP-462 Embedded Systems


Lecture 8: Periodic Timer Interrupts, Digital-to-Analog Conversion, Sound

**Interrupts: read Sections 6.1 to 6.4** 


Sound: read Sections 6.5 to 6.7

# Agenda

- □Recap
  - **♦** PLL
  - Data structures
  - ❖FSMs, linked structure
  - **♦**Interrupts




- □ Agenda
  - Periodic Interrupts
  - Digital to Analog Conversion
  - ♦ Nyquist Theorem
  - Sound generation



# Interrupts


- □An interrupt
  - Automatic transfer of software
  - In response to a hardware event
- □ Examples
  - Periodically: output to DAC making sound
  - ♦ New input: receive new data
  - Output is idle: send more data




# **Interrupt Events**

- ☐ Respond to infrequent but important events
  - Alarm conditions like low battery power
  - Error conditions
- ☐ I/O synchronization
  - Trigger interrupt when signal on a port changes
- ☐ Periodic interrupts
  - Generated by the timer at a regular rate
  - Systick timer can generate interrupt when it hits zero
  - Reload value + frequency determine interrupt rate

### What are threads?



# **ARM Cortex-M Interrupts**




# **Interrupt Conditions**

- Four conditions must be true simultaneously for an interrupt to occur:
  - 1. Arm: control bit for each possible source is set
  - 2. Enable: interrupts globally enabled (I=0 in PRIMASK)
  - 3. Level: interrupt level must be less than BASEPRI
  - 4. Trigger: hardware action sets source-specific flag

```
void SysTick Init(uint32 t period){
 NVIC ST RELOAD R = period-1; // reload value
 NVIC ST CURRENT R = 0; // any write will reload counter and clear count
 NVIC SYS PRI3 R = (NVIC_SYS_PRI3_R\&0x00FFFFFF)|0x40000000;
 NVIC ST CTRL R = 0x07;
int main(void){
                                                       void SysTick Handler(void){
 PLL Init(Bus80MHz);
                           // bus clock at 80 MHz
                                                        PF2 ^{=} 0x04:
 PortF Init();
                                                        PF2 ^{=} 0x04;
 Counts = 0:
                                                        Counts = Counts + 1;
                           // initialize SysTick timer
 SysTick Init(80000);
                                                        PF2 ^{=} 0x04:
 EnableInterrupts();
                      // interrupts every 1ms, 500 Hz flash
 while(1){
     PF3 ^{=} 0x08;
                           // toggle PF3
```

# Interrupt Context Switch



Interrupt Number specifies which ISR is running IPSR=18 means GPIO Port C IPSR=15 means SysTick

### 77 total

# *ITERRUPT VECTORS*

### Vector address Number IRQ ISR name in Startup.s NVIC **Priority bits** 0x00000038 14 -2 **PendSV Handler NVIC SYS PRI3 R** 23 - 2131 - 290x0000003C 15 -1 SysTick Handler **NVIC SYS PRI3 R** 0x00000040 16 0 **GPIOPortA Handler NVIC PRIO R** 7 - 50x00000044 17 **GPIOPortB Handler NVIC PRIO R** 15 - 131 2 0x00000048 18 **GPIOPortC Handler** NVIC\_PRIO\_R 23 - 2119 3 **GPIOPortD** Handler NVIC\_PRIO\_R 31 - 290x0000004C 20 0x00000050 **GPIOPortE\_Handler** NVIC\_PRI1\_R 7 - 55 21 UARTO Handler 0x00000054 NVIC\_PRI1\_R 15 - 1322 6 **UART1** Handler **NVIC PRI1 R** 23 - 210x00000058 23 7 0x0000005C SSI0 Handler **NVIC PRI1 R** 31 - 29I2CO Handler 24 8 0x00000060 **NVIC PRI2 R** 7 - 525 9 **PWMFault Handler** NVIC PRI2 R 15 - 130x00000064 0x00000068 26 10 PWM0 Handler **NVIC PRI2 R** 23 - 21NVIC\_PRI2\_R 0x0000006C 27 11 PWM1 Handler 31 - 290x00000070 28 12 PWM2 Handler **NVIC PRI3 R** 7 - 529 Quadrature0 Handler 0x00000074 13 **NVIC PRI3 R** 15 - 1330 23 - 2114 ADC0 Handler **NVIC PRI3 R** 0x00000078 0x0000007C 31 15 **ADC1** Handler **NVIC PRI3 R** 31 - 2932 16 ADC2\_Handler NVIC\_PRI4\_R 7 - 50x00000080 33 0x00000084 17 ADC3 Handler NVIC\_PRI4\_R 15 - 1334 0x00000088 18 WDT Handler NVIC PRI4 R 23 - 2135 19 TimerOA Handler **NVIC PRI4 R** 31 - 290x0000008C 36 20 TimerOB Handler NVIC\_PRI5\_R 0x00000090 7 - 50x00000094 37 21 Timer1A Handler **NVIC PRI5 R** 15 - 1338 22 Timer1B Handler NVIC PRI5 R 23 - 210x00000098 23 39 Timer2A Handler **NVIC PRI5 R** 31 - 290x0000009C 0x000000A0 40 24 Timer2B Handler NVIC\_PRI6\_R 7 - 525 15 - 130x000000A4 41 Comp0 Handler NVIC\_PRI6\_R 0x000000A8 42 26 Comp1 Handler **NVIC PRI6 R** 23 - 2143 27 Comp2 Handler 0x000000AC **NVIC PRI6 R** 31 - 2928 44 0x000000B0 SysCtl Handler **NVIC PRI7 R** 7 - 545 FlashCtl\_Handler 29 15 - 130x000000B4 NVIC\_PRI7\_R 46 30 **GPIOPortF** Handler **NVIC PRI7 R** 23 - 210x000000B8 NVIC\_PRI7\_R 47 31 **GPIOPortG** Handler 31 - 290x000000BC 32 0x000000C0 48 **GPIOPortH Handler NVIC PRI8 R** 7 - 549 33 0x000000C4 **UART2** Handler NVIC\_PRI8\_R 15 - 1350 0x000000C8 34 SSI1 Handler **NVIC PRI8 R** 23 - 21NVIC\_PRI8\_R 0x000000CC 51 35 Timer3A Handler 31 - 2952 36 Timer3B Handler **NVIC PRI9 R** 7 - 50x000000D0 53 37 **I2C1** Handler **NVIC PRI9 R** 15 - 130x000000D4 54 38 Quadrature1\_Handler NVIC\_PRI9\_R 23 - 210x000000D8 55 0x00000DC 39 CANO Handler **NVIC PRI9 R** 31 - 290x000000E0 56 40 CAN1 Handler **NVIC PRI10 R** 7 - 557 41 15 - 130x000000E4 CAN2 Handler **NVIC PRI10 R** 58 0x000000E8 42 Ethernet Handler **NVIC PRI10 R** 23 - 2159 43 Hibernate\_Handler NVIC\_PRI10\_R 31 - 290x000000EC 60 44 7 - 50x000000F0 **USB0** Handler **NVIC PRI11 R** 61 45 PWM3 Handler NVIC\_PRI11\_R 15 - 130x000000F4 62 46 uDMA Handler **NVIC PRI11 R** 23 - 210x000000F8 0x000000FC 63 47 uDMA Error NVIC\_PRI11\_R 31 - 29

# **Priority Bits**

### ☐ High order three bits of each byte define priority

31 – 29	23 – 21	15 – 13	7 – 5	Name
GPIO Port D	GPIO Port C	GPIO Port B	GPIO Port A	NVIC_PRI0_R
SSI0, Rx Tx	UART1, Rx Tx	UART0, Rx Tx	GPIO Port E	NVIC_PRI1_R
PWM Gen 1	PWM Gen 0	PWM Fault	I2C0	NVIC_PRI2_R
ADC Seq 1	ADC Seq 0	Quad Encoder	PWM Gen 2	NVIC_PRI3_R
Timer 0A	Watchdog	ADC Seq 3	ADC Seq 2	NVIC_PRI4_R
Timer 2A	Timer 1B	Timer 1A	Timer 0B	NVIC_PRI5_R
Comp 2	Comp 1	Comp 0	Timer 2B	NVIC_PRI6_R
GPIO Port G	GPIO Port F	Flash Control	System Control	NVIC_PRI7_R
Timer 3A	SSI1, Rx Tx	UART2, Rx Tx	GPIO Port H	NVIC_PRI8_R
CAN0	Quad Encoder 1	I2C1	Timer 3B	NVIC_PRI9_R
Hibernate	Ethernet	CAN2	CAN1	NVIC_PRI10_R
uDMA Error	uDMA Soft Tfr	PWM Gen 3	USB0	NVIC_PRI11_R
SysTick	PendSV		Debug	NVIC_SYS_PRI3_R
	GPIO Port D SSI0, Rx Tx PWM Gen 1 ADC Seq 1 Timer 0A Timer 2A Comp 2 GPIO Port G Timer 3A CAN0 Hibernate uDMA Error	GPIO Port D  SSI0, Rx Tx  PWM Gen 1  ADC Seq 1  ADC Seq 0  Timer 0A  Watchdog  Timer 2A  Timer 1B  Comp 2  GPIO Port G  GPIO Port F  Timer 3A  SSI1, Rx Tx  CAN0  Quad Encoder 1  Hibernate  uDMA Soft Tfr	GPIO Port D GPIO Port C GPIO Port B SSI0, Rx Tx UART1, Rx Tx UART0, Rx Tx PWM Gen 1 PWM Gen 0 PWM Fault ADC Seq 1 ADC Seq 0 Quad Encoder Timer 0A Watchdog ADC Seq 3 Timer 2A Timer 1B Timer 1A Comp 2 Comp 1 Comp 0 GPIO Port G GPIO Port F Flash Control Timer 3A SSI1, Rx Tx UART2, Rx Tx CAN0 Quad Encoder 1 I2C1 Hibernate Ethernet UDMA Soft Tfr PWM Gen 3	GPIO Port D GPIO Port C GPIO Port B GPIO Port A SSI0, Rx Tx UART1, Rx Tx UART0, Rx Tx GPIO Port E  PWM Gen 1 PWM Gen 0 PWM Fault I2C0 ADC Seq 1 ADC Seq 0 Quad Encoder PWM Gen 2  Timer 0A Watchdog ADC Seq 3 ADC Seq 2 Timer 2A Timer 1B Timer 1A Timer 0B Comp 2 Comp 1 Comp 0 Timer 2B GPIO Port G GPIO Port F Flash Control System Control Timer 3A SSI1, Rx Tx UART2, Rx Tx GPIO Port H CAN0 Quad Encoder 1 I2C1 Timer 3B Hibernate Ethernet CAN2 CAN1 UDMA Error USB0

8-10

# **NVIC** Interrupt Enable Registers

- □Arm bit in the device
- □ Enable bit in the NVIC -
  - ❖A single enable bit for each device
  - **❖NVIC\_ENO\_R** for IRQ numbers 0 to 31
  - ♦ NVIC\_EN1\_R for IRQ numbers 32 to 47
  - SysTick does not need this enable step
  - Write 1 to enable, writing 0 has no effect

 $NVIC_ENO_R = 0x000000002; // IRQ 1$ 

Address	31	30	29-	6	5	4	3	2	1	0	Name
0xE000E100	G	F		UART1	UART0	Е	D	С	В	A	NVIC EN0 R
0xE000E104									UART2	Н	NVIC_EN1_R

# Interrupt Rituals

- □Things you must do in every ritual
  - Initialize data structures (counters, pointers)

Count = 0; // global variable

Arm (specify a flag may interrupt)

```
NVIC_ST_CTRL_R = 0x07; // bit1 is arm bit
```

- Configure NVIC
  - o Enable interrupt (NVIC ENO R)

SysTick skips this step

o Set priority (e.g., NVIC\_PRI1\_R)


```
NVIC_SYS_PRI3_R = (NVIC_SYS_PRI3_R&0x00FFFFFF)|0x400000000;
```

- Enable Interrupts
  - o Assembly code **CPSIE I**
  - o C code EnableInterrupts();

# Interrupt Service Routine (ISR)

- ☐ Must do in every interrupt service routine
  - Acknowledge
    - o clear flag that requested the interrupt
    - SysTick is exception; automatic acknowledge,
       Processing the SysTick ISR clears count flag
  - Push/pop R4-R11 if used (AAPCS)
  - Communicate via shared global variables

# Synchronization



Use global variable to communicate

- □ Semaphore
  - One thread sets the flag
  - The other thread waits for, and clears
- Mailbox
- ☐FIFO queue


# Periodic Interrupts

- □ Data acquisition samples ADC
- ☐ Signal generation output to DAC
  - Audio player (we use the Systick interrupt to write samples out periodically)
  - Communications
- □ Digital controller
  - **\$FSM**
  - Linear control system

Demo PeriodicSystickInts starter C code

## Digital Representation of Analog Signals


**Digitization**: Amplitude and time quantization



# Conversion from Digital to Analog


**Measured Analog Output (V)** 

- □Range
  - **♦**0 to 3.3V
- □ Resolution
  - **♦**3.3V/15=0.22V
- □ Precision
  - ❖ 4 bits
  - ♦ 16 alternatives
- □Speed
- Monotonic



### Digital ↔ Analog Conversion


Sampled at a fixed time,  $\Delta t$ 



 $f_s = 1/\Delta t$ 


Signal has frequencies 0 to ½ f<sub>s</sub>


# 




# Digital-to-Analog Converter (DAC)

- ☐ Binary Weighted DAC
  - One resistor for each bit of output
  - Resistor values in powers of 2







# 3 bit DAC




n	PB2	PB1	PB0		kohm	equation	Vout (V)
0	0	0	0				0.000
1	0	0	3.3	R2  R1	6.67	3.3*(R1  R2)/(R0+R1  R2)	0.471
2	0	3.3	0	R2  R0	8.00	3.3*(R2  R0)/(R1+R2  R0)	0.943
3	0	3.3	3.3	R1  R0	13.33	3.3*R2/(R2+R1  R0)	1.414
4	3.3	0	0	R1  R0	13.33	3.3*(R1  R0)/(R2+R1  R0)	1.886
5	3.3	0	3.3	R2  R0	8.00	3.3*R1/(R1+R2  R0)	2.357
6	3.3	3.3	0	R2  R1	6.67	3.3*R0/(R0+R2  R1)	2.829
7	3.3	3.3	3.3				3.300






# Other Types of DACs


- ☐ R-2R Ladder DAC
  - Binary weighted cascading ladder
  - Improved precision owing to ability to select resistors of equal value




### **DAC Performance**

- ☐ Resolution, range, precision
- ☐ Maximum sampling frequency
- Monotonicity
  - Input increase causes output increase (always)






### Resistor Network for 4-bit DAC




# Dynamic testing




### Sound

- □Loudness and pitch
  - Controlled by amplitude and frequency



- ♦ Humans can hear from about 25 to 20,000 Hz.
- ♦ Middle A is 440 Hz
- ♦ Other notes on a keyboard are determined o 440 \* 2<sup>N/12</sup>, where *N* is no. of notes from middle A
- ♦ Middle C is 261.6 Hz.
- Music contains multiple harmonics


# Tempo



Tempo defines note duration Quarter note = 1 beat  $120 \text{ beats/min} = > \frac{1}{2} \text{ s duration}$ 

### Chord


- □Two notes at the same time
  - Superimposed waveforms
  - ❖ 262 Hz (low C) and a 392 Hz (G)



### Instrument Characteristics



Waveform shape of a trumpet sound



Plucked string signal with envelope

# Synthesizing Digital Music


- ■Nyquist's Sampling Theorem
  - ❖ We can reproduce any bandlimited signal from its samples if we sample correctly and at a frequency, f<sub>s</sub>, that is at least twice the highest frequency component of the signal, f<sub>max</sub>.
- ☐Where do we get the samples?
  - ♦ We could sample a series of musical tones
  - **♦** We can **compute** the samples


# Synthesizing Digital Music (cont.)

- ☐ What is a musical tone?
  - A sinusoid of a particular frequency
  - ♦ Notes vary by twelfth root of 2 ~ 1.059
- ☐What would the samples be?
  - Fixed point numbers
- ☐ How do we generate a sinusoid?
  - Output appropriate digital values via a resistor network that effectively produces an pseudoanalog signal
- □What about frequency?
  - Employ a programmable timer to tell us when to output the next value

# Synthesizing Digital Music (cont.)

# □440 Hz sine wave generated by 6-bit DAC





### Music Generation - Lab 6


### □ Objectives

- Employ TM4C to generate <u>appropriately scaled</u> digital outputs at a specified <u>frequency</u>
  - o Three frequencies are required
  - o Frequencies are to be determined by switch settings
- Four digital outputs are inputs to a resistor network that serves as a <u>digital-to-analog</u> <u>converter</u> (DAC)
  - o Four output bits => 16 levels
  - o Six output bits => 64 levels (optional)

# Music Generation (cont.)

### □DAC hardware

- Employ least significant four bits of a GPIO port
- Arrange resistor network in 1, 2, 4, 8 sequence o Each port bit can assume digital levels of 0 and 3.3 V o Ports are current limited – max 8 mA



# Music Generation (cont.)

- □DAC software
  - Interactions via device drivers
  - Two device driver functions required


```
void DAC_Init(void);  // initializes the device
void DAC_Out(uint8_t data);  // transfers data to device

(Device driver provides the functions associated with the device but hides the detailed actions necessary to implement the functions.)
```

# Music Generation (cont.)

- □Interpretation of data
  - ♦ Note has three parameters
    - o Amplitude (loudness)
    - o Frequency (pitch)
    - o Duration
  - Amplitude is a digitally approximated sinusoid
    - o Sinusoid varies between 0 and 3.3 volts
  - Frequency is selected by switches
    - o Four states stop, note\_1, note\_2, and note\_3
  - Duration is period switch(es) activated

# 4-bit Sinusoid Table



SinTab 8,9,11,12,13,14,14,15,15,15,14 14,13,12,11,9,8,7,5,4,3,2 2,1,1,1,2,2,3,4,5,7


32 value sinusoid

# **Musical Notes**

Note	f	T (ms)	t - ouput (μs for 32 points)
С	523	1.91	59.75
В	494	2.02	63.26
$B^{b}$	466	2.15	67.06
A	440	2.27	71.02
$A^b$	415	2.41	75.30
G	392	2.55	79.72
$G^{b}$	370	2.70	84.46
F	349	2.87	89.54
Е	330	3.03	94.70
$E^{b}$	311	3.22	100.48
D	294	3.40	106.29
$D_p$	277	3.61	112.82
С	262	3.82	119.27

### Tone Generation


```
uint32_t I;
// 4-bit 32-element sine wave
const uint8_t wave[32]= {
   8,9,11,12,13,14,14,15,15,15,14
   14,13,12,11,9,8,7,5,4,3,2
   2,1,1,1,2,2,3,4,5,7};
```



- ☐ For a 440Hz tone
  - Assume a bus clock frequency of 50 MHz o SysTick count every 20ns
  - ♦ Each cycle of the 440 Hz sinusoid requires:
    o (50\*10<sup>6</sup> counts/s)/440 Hz = 113636.36 SysTick counts
  - ♦ Each cycle consists of 32 values each of duration:
    - o 113636.36 interrupt counts/32 values = 3551 SysTick counts/value
    - o DAC values change every 71.02 us


### Lab 6 ISR

- ☐ Each Systick interrupt
  - Output one value from the array to DAC
  - Increment index to array (wrap back to zero)
- □In main program
  - If a switch is pressed set SysTick period (arm)
  - If no switches are pressed then disarm



### Other Instruments

```
// 6-bit 64-element bassoon wave
const uint8_t Bassoon[64] = {
    33,37,37,36,35,34,34,33,31,30,29,
    30,33,43,58,63,52,31,13,4,5,10,16,
    23,32,40,46,48,44,38,30,23,17,12,11,
    15,23,32,40,42,39,32,26,23,23,24,25,
    25,26,29,30,31,32,34,37,39,37,35,34,
    34,34,33,31,30};
```



```
// 6-bit 64-element guitar wave
const uint8_t Guitar[64] = {
   20,20,20,19,16,12,8,4,3,5,10,17,
   26,33,38,41,42,40,36,29,21,13,9,
   9,14,23,34,45,52,54,51,45,38,31,
   26,23,21,20,20,20,22,25,27,29,
   30,29,27,22,18,13,11,10,11,13,13,
   13,13,13,14,16,18,20,20,20};
```

