


Hardware Security: Safeguarding Systems Against Attacks

Dr. Manjith B.C.
IIIT Kottayam


Contents

- Processing Devices
- FPGA Applications
- Overview of FPGA technology
- Importance of hardware security in FPGA based designs
- Threats and Attacks on FPGA based Designs
- Side Channel Attacks
- Reverse engineering attacks on FPGA designs
- Malicious insertions and Trojans in FPGA designs
- Protecting Intellectual Property (IP) in FPGA Designs- Logic Encryption
- Cryptographic Accelerators in FPGA based Hardware Security – Case Study


Processing Devices




CPU, GPU, FPGA, and ASICs Tradeoffs



- Hardware Platforms
- Efficiency and flexibility




FPGA Applications




BG27

SoC for IoT

Evolution of application areas of Field-Programmable Gate Arrays (FPGAs)



Overview of FPGA technology





Field Programmable Gate Array (FPGA) is an integrated circuit that can be programmed and reprogrammed to perform various digital logic functions.





Consist of configurable logic blocks (CLBs), programmable interconnects, and input/output (I/O) blocks


FPGA inside view



CPU and FPGA based instruction execution



How FPGAs Work



Configuration: FPGAs are programmed using hardware description languages (HDLs) such as VHDL or Verilog, or higher-level languages like C/C++ and OpenCL.



Mapping: The programmed logic is mapped onto the FPGA's CLBs and interconnects to create the desired digital circuit.



Execution: Once programmed, the FPGA performs the specified logic functions and interconnections, providing custom hardware acceleration.

Advantages of FPGAs



Flexibility



Performance



Customization



Rapid Prototyping



Power Efficiency



High-Speed Interfaces

Importance of hardware security in FPGA-based designs

Vulnerabilities in FPGA-Based Designs

Configuration Bitstream: Unauthorized access or modification of the FPGA configuration bitstream


Side-Channel Attacks: Unintended information leakage through power consumption, electromagnetic radiation, or timing analysis

Design Flaws: Undetected design flaws or backdoors

Trojans and Counterfeits: malicious functionality or unauthorized modifications


Threats and Attacks on FPGA-based Designs






Side-Channel Attacks

- Power Analysis Attacks: Analyzing power consumption patterns to extract cryptographic keys or sensitive data.
- Electromagnetic Analysis: Analyzing electromagnetic emissions to recover secret information or cryptographic keys.
- Timing Analysis: Exploiting timing variations to infer sensitive data or cryptographic keys.




Reverse engineering attacks on FPGA designs




- Reverse engineering is the process of analyzing and understanding the design and functionality of a system by deconstructing it.
- FPGAs are susceptible to reverse engineering attacks, which can compromise intellectual property (IP) and expose sensitive information.

Malicious insertions and Trojans in FPGA designs




Malicious insertion during different phases of FPGA design



Protecting Intellectual Property (IP) in FPGA Designs


-
- Encryption - Encrypt the bitstream or the configuration files
 - Secure Configuration - Secure boot mechanisms or authentication protocols to verify the integrity and authenticity of the configuration files
 - IP Core Protection - Protect the IP cores by encrypting or obfuscating them
 - Logic Locking - adding additional logic gates or obfuscating the design to make it harder for an attacker to understand or modify the design
 - Watermarking - To track and identify the source of any unauthorized copies or infringements
 - Secure Supply Chain - Ensure to obtain the hardware and IP from trusted sources to mitigate the risk of malicious modifications or tampering
 - Access Control - Limit access to authorized personnel only




Logic Encryption

- IP owner encrypts/locks the netlist
- IP is activated by loading the correct key

Logic Encryption using XOR gates



Unencrypted Circuit



Encrypted Circuit


The circuit produces correct output only when the correct key is supplied

Logic Encryption Techniques

Random LE (RLE)¹

Key-gates at random locations


Key-gates uniformly distributed in the netlist



Fault analysis based LE (FLE)²

Key-gates at the most influential locations in the netlist

Key-gates tend to be localized and mostly back-to-back



1. J. Roy, et al., "EPIC: Ending Piracy of Integrated Circuits," DATE, 2008.
2. J. Rajendran "Fault-Analysis based Logic Encryption", TCOMP 2015

Cryptographic Accelerators in FPGA-based Hardware Security

Role of cryptographic accelerators in FPGA designs



Enhanced Performance- Parallel processing enabling efficient data processing in real-time or high-throughput scenarios



Hardware-level Security-Protected key storage, tamper-resistant designs, and physical security mechanisms



Low Latency and Deterministic Timing - Critical for time-critical applications



Power Efficiency - FPGA hardware accelerators can achieve higher performance per watt



Flexible Algorithm Support – Allows customization and adaptability to specific application requirements

Role of cryptographic accelerators in FPGA designs





Design Flexibility and Reconfigurability - Accommodate new cryptographic standards, or incorporate custom cryptographic functions as needed




Resource Optimization - Careful design and optimization techniques, such as pipelining, parallel processing, and resource sharing

Isolation of critical cryptography and keys



Implementing
encryption,
decryption, and
authentication in
FPGA hardware



Case Study

128 bit AES encryption

Designed by Rijmen-Daemen in Belgium


Has 128 bit keys, 128 bit data

An iterative rather than Feistel cipher

- processes data as block of 4 columns of 4 bytes
- operates on entire data block in every round


Designed to have:


- resistance against known attacks
- speed and code compactness on many CPUs
- design simplicity




Hardware implementation on FPGA

- Tools
 - Xilinx HLS (high level synthesis of algorithm in C, C++ and System C)
 - Xilinx Vivado (synthesis and analysis of HDL designs, generating binaries for FPGA)
 - Xilinx sdk (development of embedded software applications for the design)






FPGA Design flow



Implementation



Xilinx HLS


Vivado HLS - project1 (D:\00.Works\xilinx_workspace\project1)

File Edit Project Solution Window Help

The screenshot displays the Vivado HLS IDE interface. The top menu bar includes File, Edit, Project, Solution, Window, and Help. Below the menu is a toolbar with various icons for file operations and execution. The main workspace is divided into several panes:

- Explorer:** Shows the project structure for 'project1'. It includes folders for 'Includes', 'Source' (containing 'main.c'), 'Test Bench', and 'solution1'. Under 'solution1', there are sub-folders for 'constraints', 'csim', 'impl', and 'syn', each containing further sub-folders like 'build', 'report', 'ip', 'sdaccel', 'verilog', and 'vhdl'.
- Synthesis(solution1) main.c:** The central pane shows the C source code for an AES implementation. The code includes a function `aes_mixColumns` and `aes_expandEncKey`.

```
94     j = buf[14]; buf[14] = buf[6]; buf[6]  = j;
95 }
96
97 void aes_mixColumns(uint8_t *buf)
98 {
99     register uint8_t i, a, b, c, d, e;
100
101     for (i = 0; i < 16; i += 4)
102     {
103         a = buf[i]; b = buf[i + 1]; c = buf[i + 2]; d = buf[i + 3];
104         e = a ^ b ^ c ^ d;
105         buf[i] ^= e ^ rj_xtime(a^b);   buf[i+1] ^= e ^ rj_xtime(b^c);
106         buf[i+2] ^= e ^ rj_xtime(c^d); buf[i+3] ^= e ^ rj_xtime(d^a);
107     }
108 }
109 void aes_expandEncKey(uint8_t *k, uint8_t *rc)
110 {
111     uint8_t buf0, buf1, buf2, buf3;
112
113     buf0 = rj_sbox(k[13]);
114     buf1 = rj_sbox(k[14]);
115     buf2 = rj_sbox(k[15]);
116     buf3 = rj_sbox(k[12]);
117     k[0] ^= buf0 ^ *rc;
118     k[1] ^= buf1;
119     k[2] ^= buf2;
120     k[3] ^= buf3;
121     k[4] ^= k[0];
```
- Outline:** Lists the included headers and functions: `stdlib.h`, `stdio.h`, `uint8_t`, `sbox : unsigned char[]`, `F0`, `FD0`, `rj_sbox_inv()`, `rj_sbox() : unsigned char`, `rj_xtime(unsigned char) : unsigned char`, `aes_subBytes(unsigned char*) : void`, `aes_addRoundKey(unsigned char*, unsigned char*) : void`, `aes_shiftRows(unsigned char*) : void`, `aes_mixColumns(unsigned char*) : void`, `aes_expandEncKey(unsigned char*, unsigned char*) : void`, and `aes(unsigned char[], unsigned char[], unsigned char[]) :`.
- Console:** At the bottom, it shows the 'Vivado HLS Console' with tabs for Console, Errors, and Warnings.



main.c Synthesis(solution1)

ap_clk 10.00 7.87 1.25

Latency (clock cycles)

Summary

| | Latency | Interval | | | Type |
|--|---------|----------|------|------|------|
| | min | max | min | max | |
| | 1408 | 1408 | 1409 | 1409 | none |

Detail

- Instance
- Loop


Utilization Estimates

Summary

| Name | BRAM_18K | DSP48E | FF | LUT |
|-----------------|-----------|----------|------------|------------|
| DSP | - | - | - | - |
| Expression | - | - | 0 | 230 |
| FIFO | - | - | - | - |
| Instance | 7 | - | 517 | 514 |
| Memory | 3 | - | 0 | 0 |
| Multiplexer | - | - | - | 228 |
| Register | - | - | 235 | - |
| Total | 10 | 0 | 752 | 972 |
| Available | 280 | 220 | 106400 | 53200 |
| Utilization (%) | 3 | 0 | ~0 | 1 |

Detail

- Instance
- DSP48



| | Pipelined | Latency | Initiation Interval |
|------------|-----------|---------|---------------------|
| ▼ ● encry | - | 1408 | 1409 |
| ● Loop 1 | no | 32 | - |
| ● Loop 2 | no | 32 | - |
| > ● Loop 3 | no | 1197 | - |
| ● Loop 4 | no | 48 | - |

[illegible]

The screenshot shows the Vivado HLS interface with the 'Export RTL' dialog box open. The dialog box has a title bar 'Export RTL Dialog' and a close button. It contains a 'Format Selection' section with an 'IP Catalog' dropdown and a 'Configuration...' button. Below this is an 'Options' section with a checkbox for 'Evaluate' and a dropdown for 'Verilog'. At the bottom of the dialog, there is a checkbox for 'Do not show this dialog box again.' and 'OK' and 'Cancel' buttons.

The background interface includes the 'Explorer' pane on the left showing the project structure, the 'Synthesis' pane in the center showing Verilog code, the 'Outline' pane on the right showing the code structure, and the 'Console' pane at the bottom showing the output of the export process.

Explorer:

- project1
 - Includes
 - Source
 - main.c
 - Test Bench
 - solution1
 - constraints
 - directives.tcl
 - script.tcl
 - csim
 - build
 - report
 - impl
 - ip
 - sdaccel
 - verilog
 - vhdl
 - syn
 - report
 - systemc
 - verilog
 - vhdl

Synthesis:

```
94
95
96 }
97 void
98 {
99
100
101
102
103
104
105
106
107
108 }
109 void
110 {
111
112
113 buf0
114 buf1
115 buf2
116 buf3
117 k[0]
118 k[1]
119 k[2]
120 k[3]
121 k[4] ^= k[0];
```

Outline:


- stdlib.h
- stdio.h
- # uint8_t
- sbox : unsigned char[]
- # F0
- # FD0
- # rj_sbox_inv()
- rj_sbox() : unsigned char
- rj_xtime(unsigned char) : unsigned char
- aes_subBytes(unsigned char*) : void
- aes_addRoundKey(unsigned char*, unsigned char*) : void
- aes_shiftRows(unsigned char*) : void
- aes_mixColumns(unsigned char*) : void
- aes_expandEncKey(unsigned char*, unsigned char*) : void
- aes(unsigned char[], unsigned char[], unsigned char[]) :

Console:

Vivado HLS Console

Starting export RTL ...

Implementation



Xilinx Vivado

project_1 - [D:/00.Works/xilinx_workspace/project_1/project_1.xpr] - Vivado 2016.2

File Edit Flow Tools Window Layout View Help

Search commands

write_bitstream Complete

Flow Navigator

- Project Manager
 - Project Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP Integrator
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- Simulation
 - Simulation Settings
 - Run Simulation
- RTL Analysis
 - Elaboration Settings
 - Open Elaborated Design
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation
 - Implementation Settings
 - Run Implementation
 - Open Implemented Design

Block Design - design_1 *

Design

- design_1
 - External Interfaces
 - Interface Connections
 - Nets
 - aes_0 (Aes:1.0)
 - s_axi_AXILiteS
 - ap_clk
 - ap_rst_n
 - interrupt
 - processing_system7_0 (ZYNQ7 Processing System:5.5)
 - processing_system7_0_axi_periph
 - rst_processing_system7_0_100M (Processor System Reset:5.0)

Sources Design Signals Board

Block Interface Properties

s_axi_AXILiteS

Name: s_axi_AXILiteS
Mode: SLAVE
Connection: processing_system7_0_axi_periph_M00_AXI

General Properties

Diagram

design_1

processing_system7_0_axi_periph

processing_system7_0

rst_processing_system7_0_100M

aes_0

s_axi_AXILiteS

interrupt

AXI Interconnect

ZYNQ7 Processing System

Tcl Console

```
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" } [get_bd_intf_pins aes_0/s_axi_AXILiteS]
</aes_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at 0x43C00000 [ 64K ]
regenerate_bd_layout
```

Type a Tcl command here

Tcl Console Messages Log Reports Design Runs

Schematic

project_1 - [D:/00.Works/xilinx_workspace/project_1/project_1.xpr] - Vivado 2016.2

File Edit Flow Tools Window Layout View Help

write_bitstream Complete

Flow Navigator

- IP Catalog
- IP Integrator
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- Simulation
 - Simulation Settings
 - Run Simulation
- RTL Analysis
 - Elaboration Settings
 - Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraint
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Network

Elaborated Design - xc7z020dgg484-1 (active)

RTL Netlist

Nets (130)

- design_1_i (design_1)
 - Nets (482)
 - Leaf Cells (2)
 - encry_0 (design_1_encry_0_0)
 - Nets (97)
 - inst (encry)
 - Nets (1478)
 - Leaf Cells (634)
 - buf1_U (encry_key)
 - encry_AXILiteS_s_axi_U (encry_AXILiteS_s_axi)
 - grp_encry_aes_addRoundKey_fu_381 (encry_aes_addRoundKey)
 - grp_encry_aes_expandEndKey_fu_374 (encry_aes_expandEndKey)
 - key_U (encry_key)
 - sbox_U (encry_aes_expandEndKey_sbox)

Sources

RTL Netlist

Cell Properties

inst

Name: design_1_i/encry_0/inst

Parent: design_1_i/encry_0

Reference name: encry

Type: Others

General Properties Statistics Nets Cell Pins Children

Design Runs

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Failed Routes | LUT | FF | BRAM | URAM | DSP | Start | Elapsed |
|---------|-------------|-----------------------|-----|-----|-----|-----|------|---------------|-----|-----|------|------|-----|------------------|---------|
| synth_1 | constrs_1 | synth_design Complete | | | | | | | 745 | 916 | 3 | 0 | 0 | 7/23/20 12:11 PM | 00:02:1 |

Td Console Messages Log Reports Design Runs

Schematic

641 Cells 1478 Nets

Implementation Design

project_1 - [D:/00.Works/xilinx_workspace/project_1/project_1.xpr] - Vivado 2016.2

File Edit Flow Tools Window Layout View Help

Search commands

write_bitstream Complete

Flow Navigator

- IP Catalog
- IP Integrator
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- Simulation
 - Simulation Settings
 - Run Simulation
- RTL Analysis
 - Elaboration Settings
 - Open Elaborated Design
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation**
 - Implementation Settings
 - Run Implementation
 - Implemented Design
 - Constraints Wizard
 - Edit Timing Constrains
 - Report Timing Summary
 - Report Clock Network
 - Report Clock Interference

Implemented Design - xc7z020dgg484-1 (active)

Netlist

- design_1_wrapper
 - Nets (130)
 - design_1_i (design_1)

Sources Netlist

Properties

Select an object to see properties

Project Summary Device


Timing - Timing Summary - impl_1

Design Timing Summary

This is a [saved report](#)

Timing Summary - impl_1

Td Console Messages Log Reports Package Pins Design Runs Power Timing



Flow Navigator

RTL Analysis

- Elaboration Settings
- Open Elaborated Design

Synthesis

- Synthesis Settings
- Run Synthesis
- Open Synthesized Design

Implementation

- Implementation Settings
- Run Implementation
- Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power

Program and Debug

- Bitstream Settings
- Generate Bitstream

Implemented Design - xc7z020dg484-1 (active)

Netlist


- design_1_wrapper
 - Nets (130)
 - design_1_i (design_1)

Sources Netlist

Properties

Select an object to see properties

Project Summary Device



Utilization - utilization_2

| Hierarchy | | | | | | | | | |
|----------------------------|--|-----------------------|-----------------------------|---------------------|------------------|-------------------------|--------------------------|--------------------------------|--------------------|
| Name | | Slice LUTs (53200) | Slice Registers (106400) | F7 Muxes (26600) | Slice (13300) | LUT as Logic (53200) | LUT as Memory (17400) | LUT Flip Flop Pairs (53200) | Block RAM (140) |
| design_1_wrapper | | 580 | 769 | 32 | 225 | 509 | 71 | 314 | |
| design_1_i (design_1) | | 580 | 769 | 32 | 225 | 509 | 71 | 314 | |
| encry_0 (design_1_encr... | | 195 | 275 | 32 | 82 | 192 | 3 | 97 | |
| processing_system7_0 (...) | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| processing_system7_0_... | | 370 | 469 | 0 | 144 | 303 | 67 | 200 | |
| rst_processing_system7... | | 15 | 25 | 0 | 9 | 14 | 1 | 12 | |

utilization_1 utilization_2

Td Console Messages Log Reports Package Pins Design Runs Power Timing Utilization





Default Layout

write_bitstream Complete

Flow Navigator

RTL Analysis

- Elaboration Settings
- Open Elaborated Design

Synthesis

- Synthesis Settings
- Run Synthesis
- Open Synthesized Design

Implementation

- Implementation Settings
- Run Implementation
- Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power

Program and Debug

- Bitstream Settings
- Generate Bitstream

Implemented Design - xc7z020dg484-1 (active)

Netlist

design_1_wrapper
Nets (130)
design_1_i (design_1)

Sources


Netlist

Properties

Select an object to see properties

Project Summary

Device



Power - power_1

Settings

Summary (1.705 W)

Power Supply

Utilization Details

Hierarchical (1.546 W)

Clocks (0.003 W)

Signals (0.004 W)

Data (0.003 W)

Clock Enable (0 W)

Set/Reset (<0 W)

Logic (0.003 W)

BRAM (0.007 W)


PS7 (1.529 W)

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.705 W
Junction Temperature: 44.7 °C
Thermal Margin: 40.3 °C (3.4 W)
Effective θ_{JA} : 11.5 °C/W
Power supplied to off-chip devices: 0 W
Confidence level: Medium

On-Chip Power



impl_1

power_1

Tcl Console

Messages

Log

Reports

Package Pins


Design Runs

Power

Timing

Utilization

Implementation



Xilinx sdk

C/C++ - test/src/helloworld.c - Xilinx SDK

File Edit Source Refactor Navigate Search Project Run Xilinx Tools Window Help

Project Explorer

- design_1_wrapper_hw_platform_0
 - test
 - Binaries
 - Includes
 - Debug
 - src
 - helloworld.c
 - platform_config.h
 - platform.c
 - platform.h
 - lscript.ld
 - Xilinx.spec
 - test_bsp

system.hdf system.mss helloworld.c

```
//float diff2,diff3;
XEncry en1,en2;
XEncry_Config *ecn;
XTime tStart,tEnd,tStart1,tEnd1;
uint8_t txt[]={ 'h','e','l','l','o',' ','h','o','w',' ','a','r','e',' ','y','o','u',' ','h','a',' ','\0' };
uint8_t key[]={ 'a','b','c','d','e','f','g','h','i','j','k','l','m','n','o','p','a' };
uint8_t txt1[]={ 'c','e','l','l',' ','b','r','a','t','e',' ','d','e','s','t','i','m','a','t','i','o','n',' ','\0' };
uint8_t txt1[17],key1[33],out[17];
float out1[16];
print("Hello World\n\r");
ecn=XEncry_LookupConfig(XPAR_ENCRY_0_DEVICE_ID);
XEncry_CfgInitialize(&en1, ecn);
XEncry_CfgInitialize(&en2, ecn);
printf("\nReady=%d\n",XEncry_IsReady(&en1));
XEncry_Write_txt_Bytes(&en1,0,txt,16);
XTime_GetTime(&tStart);
XEncry_Start(&en1);
while(!XEncry_IsDone(&en1));
XTime_GetTime(&tEnd);
XEncry_Read_enc_Bytes(&en1,0, out,16);
xil_printf("\noutput:\n");
for(i=0;i<16;i++)
{
    xil_printf("%08x\n",out[i]);
}
```

Outline Make Target

- stdio.h
- time.h
- platform.h
- xil_printf.h
- xencry.h
- xtime_l.h
- main() : int

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU TcfGdbClient

Problems Tasks Console Properties SDK Terminal


Click on + button to add a port to the terminal.

SDK Log


```
12:25:22 INFO : Synchronizing projects in the workspace w...
12:25:24 INFO :
12:25:25 INFO : Updating hardware inferred compiler option...
12:25:25 INFO : Clearing existing target manager status.
```

Latency and Throughput – The Performance Factors

- Design Latency
 - The latency of the design is the number of cycle it takes to output the result




- Design Throughput
 - The throughput of the design depends on the number of cycles between new inputs




Latency and Throughput – The Performance Factors

- In the absence of any concurrency
 - Latency is the same as throughput



- Pipelining for higher throughput
 - Can pipeline functions and loops to improve throughput



Improving Throughput



Functions

by allowing functions to operate in parallel



Loops

schedule loops to operate in parallel




Operations


by allowing the operations to occur in parallel

Function Pipelining

Without Pipelining



With Pipelining




Without Pipelining

There are 3 clock cycles before operation RD can occur again

- Throughput = 3 cycles

There are 3 cycles before the 1st output is written

- Latency = 3 cycles



With Pipelining

The latency is the same

Throughput is better

Less cycles, higher throughput

Loop Pipelining



Without Pipelining


There are 3 clock cycles before operation RD can occur again

Throughput = 3 cycles

There are 3 cycles before the 1st output is written

Latency = 3 cycles

For the loop, 6 cycles



With Pipelining

The latency is the same

The throughput is better

Less cycles, higher throughput

The latency for all iterations, the loop latency, has been improved

Rolled Loops Enforce Latency


- A rolled loop can only be optimized so much
 - Given this example, where the delay of the adder is small compared to the clock frequency

```
void foo_top (-) {  
    ...  
    Add: for (i=3;i>=0;i--) {  
        b = a[i] + b;  
    }  
    ...  
}
```



- This rolled loop will never take less than 4 cycles
 - No matter what kind of optimization is tried
 - This minimum latency is a function of the loop iteration count

Unrolled Loops can Reduce Latency



Unrolled loops allow
greater option &
exploration

Unrolled loops are
likely to result in more
hardware resources
and higher area



Explorer

- project1
 - Includes
 - Source
 - main.c
 - Test Bench
 - solution1
 - constraints
 - directives.tcl
 - script.tcl
 - csim
 - build
 - report
 - impl
 - ip
 - sdaccel
 - verilog
 - vhdl
 - syn
 - report
 - systemc
 - verilog
 - vhdl

Synthesis(solution1)

*main.c

```
150     for(i=0;i<16;i++)
151     {
152         buf1[i]=txt[i];
153     }
154     for(i=0;i<16;i++)
155     {
156         #pragma HLS UNROLL
157         key[i]=keyin[i];
158     }
159     aes_addRoundKey(buf1, key);
160
161     for(i = 1, rcon = 1; i < 10; ++i)
162     {
163         #pragma HLS PIPELINE
164         aes_subBytes(buf1);
165         aes_shiftRows(buf1);
166         aes_mixColumns(buf1);
167         aes_expandEncKey(key, &rcon), aes_addRoundKey(buf1, key);
168     }
169     aes_subBytes(buf1);
170     aes_shiftRows(buf1);
171     aes_expandEncKey(key, &rcon);
172     aes_addRoundKey(buf1, key);
173     i=0.
```

Outline

Directive

- aes_subBytes
 - while Statement
- aes_addRoundKey
 - while Statement
- aes_shiftRows
- aes_mixColumns
 - for Statement
- aes_expandEncKey
- encry
 - # HLS INTERFACE s_axilite port=return
 - txt
 - # HLS INTERFACE s_axilite port=txt
 - keyin
 - # HLS INTERFACE s_axilite port=keyin
 - enc
 - # HLS INTERFACE s_axilite port=enc
 - key
 - buf1
 - for Statement
 - for Statement
 - # HLS UNROLL
 - for Statement
 - # HLS PIPELINE

Console


Errors

Warnings


Vivado HLS Console

Writable Smart Insert 163 : 29

Pipelined designs of AES operations on FPGAs




(a) Two-stage pipeline for each AES round




(b) Five-stage pipeline for each AES round

Implementation of s-box using LUTs

SubBytes operation implemented
on FPGAs with 4-input LUTs,
leading to logic depth 5




SubBytes operation
implemented on FPGAs
with 6 - input LUTs,
leading to logic depth 3




Implementation of s-box using combinational logic

Implementation of s-box in $GF(2^4)$




| | |
|---------------|--|
| δ | Isomorphic Mapping |
| X^2 | Squaring over $GF(2^4)$ |
| λ | Multiplication with λ in $GF(2^4)$ |
| X | Multiplication over $GF(2^4)$ |
| X^{-1} | Multiplicative inverse over $GF(2^4)$ |
| δ^{-1} | Inverse of Isomorphic Mapping |


Pipelined S-box



Four-stage pipelined design of Mix Column



Five-stage pipelined design of Key Expansion



Conclusion

- FPGA security is a critical concern in modern design practices.
- Protecting FPGA designs from malicious activities is essential to ensure the integrity and trustworthiness of systems.
- By adopting robust security measures, FPGA designers can mitigate risks and enhance the security posture of their designs.
- Collaboration between industry, academia, and regulatory bodies is essential to establish best practices, standards, and guidelines for FPGA security.

Queries??

Thank You

