
Hardware Security: Safeguarding Systems Against Attacks

Dr. Manjith B.C.
IIIT Kottayam


Contents

- Processing Devices
- FPGA Applications
- Overview of FPGA technology
- Importance of hardware security in FPGA based designs
- Threats and Attacks on FPGA based Designs
- Side Channel Attacks
- Reverse engineering attacks on FPGA designs
- Malicious insertions and Trojans in FPGA designs
- Protecting Intellectual Property (IP) in FPGA Designs- Logic Encryption
- Cryptographic Accelerators in FPGA based Hardware Security Case Study

Processing Devices



- Hardware Platforms
- Efficiency and flexibility



Machine Training Learning Database Model GPU Training Machine Converting CPU Learning Model Inferencing Inferencing Database Result Inferencing **FPGA**

FPGA Applications



SoC for IoT

BG27

Evolution of application areas of Field-Programmable Gate Arrays (FPGAs)

1980s -1990s 1990s - 2000s **2000s - Present** 2000s - Present Glue Logic and Custom Networking and High-Performance Artificial Intelligence (AI) Circuitry **Telecommunications** Computing and Machine Learning (ML) Software-Defined **Digital Signal Processing** (DSP) **Embedded Systems** Networking (SDN) Internet of Things (IoT) 1990s - 2000s 2000s - Present 2000s - Present 2000s - Present

Overview of FPGA technology







Field Programmable Gate Array (FPGA) is an integrated circuit that can be programmed and reprogrammed to perform various digital logic functions.




Consist of configurable logic blocks (CLBs), programmable interconnects, and input/output (I/O) blocks


FPGA inside view





CPU and FPGA based instruction execution





How FPGAs Work

Configuration: FPGAs are programmed using hardware description languages (HDLs) such as VHDL or Verilog, or higher-level languages like C/C++ and OpenCL.



Mapping: The programmed logic is mapped onto the FPGA's CLBs and interconnects to create the desired digital circuit.



the FPGA performs the specified logic functions and interconnections, providing custom hardware acceleration.

Advantages of FPGAs



Importance of hardware security in FPGA-based designs

Vulnerabilities in FPGA-Based Designs

Configuration Bitstream: Unauthorized access or modification of the FPGA configuration bitstream

Side-Channel Attacks: Unintended information leakage through power consumption, electromagnetic radiation, or timing analysis

Design Flaws: Undetected design flaws or backdoors


Trojans and Counterfeits: malicious functionality or unauthorized modifications

Threats and Attacks on FPGA-based Designs






Side-Channel Attacks



- Power Analysis Attacks: Analyzing power consumption patterns to extract cryptographic keys or sensitive data.
- Electromagnetic Analysis: Analyzing electromagnetic emissions to recover secret information or cryptographic keys.
- Timing Analysis: Exploiting timing variations to infer sensitive data or cryptographic keys.



Reverse engineering attac ks on FPGA designs




- Reverse engineering is the process of analyzing and understanding the design and functionality of a system by deconstructing it.
- FPGAs are susceptible to reverse engineering attacks, which can compromise intellectual property (IP) and expose sensitive information.

Malicious insertions and Trojans in FPGA designs


Backdoors

mechanisms






Malicious insertion during different phases of FPGA design



Protecting Intellectual Property (IP) in FPGA Designs


- Encryption Encrypt the bitstream or the configuration files
- Secure Configuration Secure boot mechanisms or authentication protocols to verify the integrity and authenticity of the configuration files
- IP Core Protection Protect the IP cores by encrypting or obfuscating them
- Logic Locking adding additional logic gates or obfuscating the design to make it harder for an attacker to understand or modify the design
- Watermarking To track and identify the source of any unauthorized copies or infringements
- Secure Supply Chain Ensure to obtain the hardware and IP from trusted sources to mitigate the risk of malicious modifications or tampering
- Access Control Limit access to authorized personnel only



Logic Encryption

- IP owner encrypts/locks the netlist
- IP is activated by loading the correct key

Logic Encryption using XOR gates



Unencrypted Circuit

Encrypted Circuit


The circuit produces correct output only when the correct key is supplied

Logic Encryption Techniques

Random LE (RLE)¹

Key-gates at random locations


Key-gates uniformly distributed in the netlist



Fault analysis based LE (FLE)²

Key-gates at the most influential locations in the netlist

Key-gates tend to be localized and mostly back-to-back



- 1. J. Roy, et al., "EPIC: Ending Piracy of Integrated Circuits," DATE, 2008.
- 2. J. Rajendran "Fault-Analysis based Logic Encryption", TCOMP 2015

Cryptographic Accelerators in FPGA-based Hardware Security

Role of cryptographic accelerators in FPGA designs



Enhanced Performance- Parallel processing enabling efficient data processing in real-time or high-throughput scenarios



Hardware-level Security-Protected key storage, tamper-resistant designs, and physical security mechanisms



Low Latency and Deterministic Timing - Critical for time-critical applications



Power Efficiency - FPGA hardware accelerators can achieve higher performance per watt



Flexible Algorithm Support – Allows customization and adaptability to specific application requirements

Role of cryptographic accelerators in FPGA designs




Design Flexibility and Reconfigurability - Accommodate new cryptographic standards, or incorporate custom cryptographic functions as needed




Resource Optimization - Careful design and optimization techniques, such as pipelining, parallel processing, and resource sharing

Isolation of critical cryptography and keys



Implementing encryption, decryption, and authentication in FPGA hardware



Case Study

Designed by Rijmen-Daemen in Belgium


Has 128 bit keys, 128 bit data

An iterative rather than Feistel cipher

- processes data as block of 4 columns of 4 bytes
- operates on entire data block in every round


Designed to have:


- resistance against known attacks
- speed and code compactness on many CPUs
- design simplicity




Hardware implementation on FPGA

- Tools
 - Xilinx HLS (high level synthesis of algorithm in C, C++ and System C)
 - Xilinx Vivado (synthesis and analysis of HDL designs, generating binaries for FPGA)
 - Xilinx sdk (development of embedded software applications for the design)







FPGA Design flow





Implementation




Xilinx HLS











Implementation




Xilinx Vivado





Schematic




Implementation Design








Implementation




Xilinx sdk




Latency and Throughput The Performance Factors

- Design Latency
 - The latency of the design is the number of cycle it takes to output the result






- Design Throughput
 - The throughput of the design depends on the number of cycles between new inputs




Latency and Throughput - The Performance Factors

- In the absence of any concurrency
 - Latency is the same as throughput



- Pipelining for higher throughput
 - Can pipeline functions and loops to improve throughput



Improving Throughput



Functions

by allowing functions to operate in parallel



Loops


schedule loops to operate in parallel




Operations

by allowing the operations to occur in parallel

Function Pipelining







Without Pipelining

There are 3 clock cycles before operation RD can occur again

• Throughput = 3 cycles

There are 3 cycles before the 1st output is written

• Latency = 3 cycles


With Pipelining

The latency is the same

Throughput is better

Less cycles, higher throughput

Loop Pipelining





Without Pipelining

There are 3 clock cycles before operation RD can occur again

Throughput = 3 cycles

There are 3 cycles before the 1st output is written

Latency = 3 cycles

For the loop, 6 cycles

With Pipelining

The latency is the same

The throughput is better

Less cycles, higher throughput


The latency for all iterations, the loop latency, has been improved


Rolled Loops Enforce Latency

- A rolled loop can only be optimized so much
 - Given this example, where the delay of the adder is small compared to the clock frequency


- This rolled loop will never take less than 4 cycles
 - No matter what kind of optimization is tried
 - This minimum latency is a function of the loop iteration count

Unrolled Loops can Reduce Latency






Pipelined designs of AES operations on FPGAs




(a) Two-stage pipeline for each AES round




(b) Five-stage pipeline for each AES round

Implementation of s-box using LUTs


SubBytes operation implemented on FPGAs with 4-input LUTs, leading to logic depth 5




SubBytes operation implemented on FPGAs with 6 - input LUTs, leading to logic depth 3




Implementation of s-box using combinational logic



Four-stage pipelined design of Mix Column



Five-stage pipelined design of Key Expansion



Conclusion

- FPGA security is a critical concern in modern design practices.
- Protecting FPGA designs from malicious activities is essential to ensure the integrity and trustworthiness of systems.
- By adopting robust security measures, FPGA designers can mitigate risks and enhance the security posture of their designs.
- Collaboration between industry, academia, and regulatory bodies is essential to establish best practices, standards, and guidelines for FPGA security.

Queries??

Thank You

