

OpenROAD

STUDENT ID:B11015022

NAME:程帝鈞



圖表 — GCD design



圖表 $\overline{}$ TinyRocket Design.png

```
b11015022@CDJ-IdeaPad:~/OpenROAD-flow-scripts/flow/designs/src/tinyRocket$ ls -all
total 10112
drwxr-xr-x 2 b11015022 b11015022
                                        4096 Dec 31 14:53
drwxr-xr-x 27 b11015022 b11015022
                                        4096 Dec 31 14:53 .
                                        1722 Dec 31 14:53 AsyncResetReg.v
654 Dec 31 14:53 ClockDivider2.v
            1 b11015022 b11015022
rw-r--r--
            1 b11015022 b11015022
 rw-r--r--
            1 b11015022 b11015022
                                         838 Dec 31 14:53 ClockDivider3.v
            1 b11015022 b11015022
                                        1403 Dec 31 14:53 LICENSE.Berkeley
 rw-r--r--
            1 b11015022 b11015022
                                       11348 Dec 31 14:53 LICENSE.SiFive
            1 b11015022 b11015022
 rw-r--r--
                                        1483 Dec 31 14:53 LICENSE.jtag
            1 b11015022 b11015022
                                         598 Dec 31 14:53 README.md
 rw-r--r--
            1 b11015022 b11015022 10304063 Dec 31 14:53 freechips.rocketchip.system.TinyConfig.v
            1 b11015022 b11015022
                                         553 Dec
                                                     14:53 plusarg_reader.v
```

圖表 三 TinyRocket list

```
# Summary

RISC-V Rocket Chip design (TinyConfig).

Currently has about 30,000 cells.

# Source

Contributed by Ben Keller on Jun 25 2019.

Original source [available here](https://github.com/chipsalliance/rocket-chip).

# Modifications

- Use the default TinyConfig.

- Turn the IMem and DMem sizes down to minimum.

- Mapped some memory macros instead.

- Target RocketTile for synthesis, which is the actual processor (this avoids all the system bus overhead included in the top level).

- Added sdc timing constraints.

- Added LICENSE files from [here](https://github.com/chipsalliance/rocket-chip).
```

圖表 四 TinyRocket readme

```
plusarg_reader_out; // @[Monitor.scala 479:60:freechips.rocketchip.system.TinyCon
                           T_983; // @[Monitor.scala 479:48:freechips.rocketchip.system.TinyConfig.fir@1498.4]
        _GEN_35 = io_in_a_valid & _T_142; // @[Monitor.scala 60:14:freechips.rocketchip.system.TinyConfig.fir@2
74.107
         _GEN_53 = io_in_a_valid & _T_220; // @[Monitor.scala 72:14:freechips.rocketchip.system.TinyConfig.fir@3
98.107
        GEN_65 = io in a valid & T_294; // @[Monitor.scala 81:14:freechips.rocketchip.system.TinyConfig.fir@5
05.10]
         _GEN_75 = io_in_a_valid & _T_371; // @[Monitor.scala 89:14:freechips.rocketchip.system.TinyConfig.fir@6
         _GEN_85 = io_in_a_valid & _T_450; // @[Monitor.scala 97:14:freechips.rocketchip.system.TinyConfig.fir@6
         _GEN_95 = io_in_a_valid & _T_517; // @[Monitor.scala 105:14:freechips.rocketchip.system.TinyConfig.fir@
         _GEN_105 = io_in_a_valid & _T_584; // @[Monitor.scala 113:14:freechips.rocketchip.system.TinyConfig.fir
@873.10]
         _GEN_115 = io_in_d_valid & _T_660; // @[Monitor.scala 276:14:freechips.rocketchip.system.TinyConfig.fir
a931.107
        _GEN_125 = io_in_d_valid & _T_680; // @[Monitor.scala 284:14:freechips.rocketchip.system.TinyConfig.fir
         _GEN_137 = io_in_d_valid & _T_708; // @[Monitor.scala 294:14:freechips.rocketchip.system.TinyConfig.fir
@1031.107
         _GEN_149 = io_in_d_valid & _T_737; // @[Monitor.scala 304:14:freechips.rocketchip.system.TinyConfig.fir
@1090.107
         _GEN_155 = io_in_d_valid & _T_754; // @[Monitor.scala 312:14:freechips.rocketchip.system.TinyConfig.fir
         _GEN_161 = io_in_d_valid & _T_772; // @[Monitor.scala 320:14:freechips.rocketchip.system.TinyConfig.fir
 ifdef RANDOMIZE GARBAGE ASSIGN
define RANDOMIZE
endif
ifdef RANDOMIZE_INVALID_ASSIGN
define RANDOMIZE
                                                                                          625,1
```

```
b11015022@CDJ-IdeaPad:~/OpenROAD-flow-scripts/flow$ make
Display all 136 possibilities? (y or n)
                                                                                                                             klayout_6_1_merged.gds
klayout_6_final.def
klayout_6_final.gds
2_1_floorplan.odb.def
                                                               deleteRoutingObstructions_issue
                                                              density_fill_issue
detail_place_issue
detail_route_issue
    klayout_guides
klayout_issue
klayout_tr_rpt
load_issue
2_4_floorplan_macro.odb.def
2_5_floorplan_tapcell.odb.def
2_6_floorplan_pdn.odb.def
                                                               drc
                                                               fillcell_issue
final_report_issue
 2_floorplan.odb.def
3_1_place_gp_skip_io.odb.def
3_2_place_iop.odb.def
                                                               finish
                                                                                                                              logs/
                                                               floorplan
                                                                                                                              lvs
3_3_place_gp.odb.def
3_4_place_resized.odb.def
3_5_place_dp.odb.def
                                                               floorplan issue
                                                                                                                             macro_place_issue
                                                             gallery
generate_abstract
generate_abstract
generate_abstract_issue
global_place_issue
global_place_issue
global_place_skip_io_issue
global_route_issue
gui_2_1_floorplan.odb
gui_2_3_floorplan_io.odb
gui_2_3_floorplan_macro.odb
gui_2_5_floorplan_tapcell.odb
gui_2_5_floorplan_pdn.odb
gui_2_floorplan.odb
gui_2_floorplan.odb
gui_3_1_place_gp_skip_io.odb
gui_3_2_place_iop.odb
gui_3_3_place_gp.odb
gui_3_4_place_resized.odb
gui_3_5_place_dp.odb
gui_3_5_place_dp.odb
gui_3_5_place_dp.odb
gui_4_cts.odb
gui_4_cts.odb
gui_4_cts.odb
gui_5_1_grt.odb
gui_5_1_grt.odb
gui_5_route.odb
gui_5_route.odb
gui_6_final.odb
gui_6_final.odb
gui_cts
gui_final
                                                               gallery
                                                                                                                              metadata
                                                               generate_abstract
                                                                                                                              nuke
3_place.odb.def
                                                                                                                              objects/
 4^{-}1 cts.odb.def
                                                                                                                             pdn issue
4_2_cts_fillcell.odb.def
                                                                                                                             place
 4 cts.odb.def
                                                                                                                             placement blockages issue
                                                                                                                             read_liberty_issue
read_macro_placement_issue
5_1_grt.odb.def
5 2 route.odb.def
                                                                                                                              report_metrics_issue
5_route.odb.def
                                                                                                                             reports/
resize_issue
6_1_fill.odb.def
6_final.odb.def
                                                                                                                              results/
add_routing_blk_issue
                                                                                                                              route
all defs
                                                                                                                              run_all_issue
build_macros
                                                                                                                              run_test
cdl_issue
                                                                                                                              save_images_issue
                                                                                                                             synth
clean
clean_all
clean_cts
clean_finish
clean_floorplan
                                                                                                                             synth_hier_report_issue
synth_issue
                                                                                                                             synth_preamble_issue
tapcell_issue
clean_issues
clean_metadata
                                                                                                                              tdms_place_issue
                                                                                                                              update_metadata
                                                                                                                             update_ok
update_rules
clean_place
clean_resize
clean_route
                                                                                                                              update_rules_force
clean_synth
                                                                                                                              update_sdc_clocks
                                                                                                                              versions.txt
command
                                                               gui_cts
                                                                                                                              view_cells
```

圖表 六執行清單.png



通過這次專案我對於設計的順序更有概念,跟著老師跑一套完整的流程,讓我對每個階段的工作有更深入的理解,雖然現在用演算法所產出作品的 PPA 不是特別亮眼,但在深度學習的成熟的時代,我覺得這些不足以成為未來發展的瓶頸,如這陣子熱門的 chatGPT,充分的表現出現階段演算法能達到的高度已經超過大家的預期,或許在不遠的將來,我們能看到由電腦設計出更完美、更符合大眾需求的數位電路。這次學習,讓我對迷茫的未來逐漸有些構圖。

這學期課程非常扎實,前三個作業讓我個別製作小專案能力提升不少。我覺得 老師在未來可以將課程內容密度降低,然後將作業數量增加,期限縮短,讓學 生練習次數增加,透過不斷實際演練,讓對數位系統設計學習有更有透徹的理 解。