

STL60P4LLF6

P-channel 40 V, 0.0115 Ω typ.,60 A STripFET™ F6 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order codes	V _{DS}	R _{DS(on)max} .	ΙD
STL60P4LLF6	40 V	0.014 Ω	60

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET $^{\text{TM}}$ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{\text{DS(on)}}$ in all packages.

Table 1: Device summary

Order codes	Marking	Package	Packaging
STL60P4LLF6	60P4LLF6	PowerFLA™ 5x6	Tape and reel



For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

Contents STL60P4LLF6

Contents

1	Electrical ratings		
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	PowerFLAT™ 5x6 type S-R drawings	9
5	Packag	ing mechanical data	11
6	Revisio	n history	13

STL60P4LLF6 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V_{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	60	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	42	Α
I _D (1)(3)	Drain current (pulsed)	240	Α
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	13	
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 100 °C	9.3	Α
I _{DM} (2)(3)	Drain current (pulsed)	52	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	100	W
P _{TOT} (2)	Total dissipation at T _{pcb} = 25 °C	4.8	W
	Derating factor (2)	0.03	W/°C
T _{stg}	Storage temperature	- 55 to 175	°C
T _j	Max. operating junction temperature	175	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max.	1.5	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb, single operation	31.3	°C/W

Notes:

 $[\]ensuremath{^{(1)}}\!\mbox{When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec}$



For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

 $^{^{(1)}\!} The$ value is rated according to $R_{thj\text{-}c}$

 $^{^{(2)}\}text{This}$ value is rated according to $R_{\text{thj-pcb}}$

 $^{^{(3)}}$ Pulse width is limited by safe operating area

Electrical characteristics STL60P4LLF6

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0,$ $I_{D} = 250 \ \mu A$	40			٧
		$V_{GS} = 0,$ $V_{DS} = 40 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0,$ $V_{DS} = 40 \text{ V},$ $T_{C} = 125 \text{ °C}$			10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0,$ $V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS},$ $I_{D} = 250 \ \mu A$	1			V
В	Static drain source	$V_{GS} = 10 \text{ V},$ $I_{D} = 6.5 \text{ A}$		0.0115	0.014	Ω
R _{DS(on)}	on-resistance	$V_{GS} = 4.5 \text{ V},$ $I_{D} = 6.5 \text{ A}$		0.015	0.019	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{ISS}	Input capacitance			3525		pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$		344		pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	238	-	pF
Qg	Total gate charge			34		nC
Q_{gs}	Gate-source charge	$V_{DD} = 20 \text{ V}, I_D = 13 \text{ A}, V_{GS} = 4.5 \text{ V}$		11.3		nC
Q_{gd}	Gate-drain charge	-		13.8		nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	49.4	-	ns
t _r	Rise time	$V_{DD} = 20 \text{ V}, I_D = 6.5 \text{ A},$	-	60.6	-	ns
t _{d(off)}	Turn-off delay time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	170	-	ns
t _f	Fall time		-	20	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 6.5 \text{ A}, V_{GS} = 0$	1		1.1	V
t _{rr}	Reverse recovery time	1 40 4 11/14 400 4/	ı	29		ns
Qrr	Reverse recovery charge	$I_{SD} = 13 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 24 \text{ V, T}_i = 150 ^{\circ}\text{C}$	-	27.6		nC
I _{RRM}	Reverse recovery current	VUU – 27 V, 1j – 130 C	-	1.9		Α


Notes:


 $^{{}^{(1)}\}text{Pulsed: pulse duration}$ = 300 $\mu\text{s, duty cycle 1.5}\%$





For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.


2.1 Electrical characteristics (curves)














STL60P4LLF6 Electrical characteristics

Figure 8: Capacitance variation GIPG020920141049LM C (pF) 4000 3500 Ciss 3000 2500 2000 1500 1000 500 Coss Crss 30 10 20 Vos(V)

Figure 9: Normalized gate threshold voltage vs temperature

VGS(th) (norm)

1.1

1.0

0.9

0.8

0.7

0.6

0.5

-75 -50 -25 0 25 50 75 100 125 130 135 TJ(°C)

Figure 10: Normalized on-resistance vs temperature

RDS(on) (norm) 1.8

1.6

1.4

1.2


1


0.8

0.6

0.4


-75 -50 -25 0 25 50 75 100125 150175 TJ(°C)





Test circuits STL60P4LLF6

3 Test circuits









Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 type S-R drawings





Figure 19: PowerFLAT™ 5x6 drawings

Table 8: PowerFLAT™ 5x6 type S-R mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
Е	5.95	6.15	6.35
D2	4.11		4.31
E2	3.50		3.70
е		1.27	
L	0.60		0.80
K	1.275		1.575

Figure 20: PowerFLAT™ 5x6 recommended footprint



5 Packaging mechanical data

Figure 21: PowerFLAT™ 5x6 tape




Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL60P4LLF6 Revision history

6 Revision history

Table 9: Document revision history

Date	Revision	Changes
04-Sep-2014	1	Initial release.
16-Dec-2014	2	Document status promoted from preliminary data to production data. Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

