property matched to the same decreases as temperature increases. This characteristic leads to a state of the current decreases as temperature increases. This characteristic leads to a state of the current decreases as temperature and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the FET from the current decreases as temperature distribution over the device area and prevents the fet from the current decreases as temperature distribution over the device area and prevents the fet from the current decreases as temperature distribution over the device area and prevents the fet from the current decreases as temperature distribution over the device area and prevents the fet from the current decreases as temperature distribution over the device area and prevents the fet from the current decreases as temperature distribution over the device area and prevents the fet from the current decreases as the fet from the curren impendance input impedance than orpolar transferors which allows the input of a FET to be imply higher input impedance than orpolar transferors. The FET has a negative temperature is matched to the standard microwave system. The FET has a negative temperature is matched to the standard microwave as temperature. by higher input of a FET to be standard microwave system. The FET has a negative temperature at high that is the current decreases as temperature increases. This characteristic to the device area. that is the current over the device area and prevents the FET from thermal runway in the bipolar transistor. The device is thermally could breakdown which occurs in the bipolar transistor. The device is thermally could be a supplementation of the bipolar transistor. ond breakdown which occurs in the bipolar transistor. The device is thermally stable, even breakdown and devices are connected in parallel.


The device is a start are a start are unipolar devices, they do not suffer from the start are unipolar devices.

Because higher switching speeds and higher cut-off frequencies. In addition the Borause FETs are unique. The state of the second se spendy have higher as the devices; inter-modulation and cross-modulation products are much ally square-law or linear devices; inter-modulation and cross-modulation products are much

2. Types of Field-effect Transistor Broadly speaking there are two main types of field effect transistors :

1. Junction field-effect transistor (JFET). 1 Metal oxide semiconductor field-effect transistor (MOSFET) or insulated gate field-effect

Both of these types of FET's can be further sub-divided as shown in Fig. 16.2.



Now we shall discuss the construction, operation and characteristic of all the above mentioned ed-effect transistors in the following pages.

16.3. Junction Field-Effect Transistor

The junction field-effect transistors (JFET's) can be divided depending upon their structure into the following two categories:

L N-channel JFET and

2 P-channel JFET.


SEET

On

FEE

Type

The basic construction of an N-channel JFET is as shown in Fig. 16.3 (a). It consists of an N-type semiconductor bar with two P-type heavily doped regions diffused on opposite sides of its middle



part. The P-type regions form two PN junctions. The space between the junctions (i.e., N-type regions are connected internally and a single wire is talk part. The P-type regions form two PN junctions. The property and a single wire is taken to be called a channel. Both the P-type regions are connected internally and a single wire is taken to be called ohmic contains a supplied the gate (G). The electrical connections (called ohmic contains) is called a channel. Both the P-type regions are connections (called ohmic contact) the form of a terminal called the gate (G). The electrical connections (called ohmic contact) the form of a terminal called the gate and are taken out in the form of two terminals. the form of a terminal called the gate (G). The taken out in the form of two terminals made to both ends of the N-type semiconductor and are taken out in the form of two terminals made to both ends of the N-type semiconductor and are taken out in the form of two terminals made to both ends of the N-type semiconductor and the taken out in the form of two terminals made to both ends of the N-type semiconductor and the taken out in the form of two terminals are taken out in the form of two termin made to both ends of the N-type semiconductor and through which electrons leave the semiconductor drain (D) and source (S). The drain (D) is a terminal through which the electrons enter the semiconductor. bar and source (S) is a terminal through which the electrons enter the semiconductor.




Fig. 16.3. JFET's.

Whenever a voltage is applied across the drain and source terminals, a current flows through the N-channel. The current consists of only one type of carriers (i.e., electrons) Therefore the field-effer transistor (FET) is called a unipolar device. This distinguishes an FET from a BJT (i.e., a biple junction transistor) where the current consists of the flow of both the electrons and holes.

A P-channel JFET is shown in Fig. 16.3 (b). Its construction is similar to that of N-channel JFET except that it consists of a P-channel and N-type regions. The current carriers in JFET are the hole which flow through the P-type channel. Fig. 16.4 (a) shows the schematic symbol for a N-chand JFET. Similarly, Fig. 16.4 (b) shows the schematic symbol for a P-channel JFET. In an N-channel JFET, the arrow points towards the vertical line. The vertical line represents the N-channel On the other hand, in a P-channel symbol, the arrow points away from the vertical line. Here the vertical line represents the P-channel




Fig. 16.4. Symbols for JFET's.

Now we shall discuss the operation and characteristics of JFET's with reference to Notice JFET. The operation of a P-channel JFET is similar to N-channel except that all voltages and cump are reversed. are reversed.

STAFFECT TRANSISTORS IS

Formation of Depletion Region in JFET A. Formation of the property o We have the P-type gate and N-type channel of the political polit V_{GG} connected between the gate and source terminals as shown in Fig. 16.5 and V_{GG} connected that positive terminal of the voltage V_{GG} is connected to source (S) and V_{GG} and V_{GG} is connected to source (S) and V_{GG} gate and source terminals as shown in Fig. 16.5 and negative terminal of the voltage (V_{GG}) is connected to source (S) and negative (S) and (S) and (S) and (S) and (S) and (S) and (S) are (S) and (S) and (S) are (S) and (S) and (S) are (S) are (S) and (S) are (S) are (S) and (S) are (S) are (S) are (S) and (S) are (S) are (S) are (S) and (S) are (S) and (S) are (S) a

We know that whenever a PN junction is reverse biased, the electrons and holes diffuse across and leave behind the positive ions on N-side and negative ions on D is a manufacture of the positive ions on N-side and negative ions on D is a manufacture ions. know that when the positive ions on N-side and negative ions on P-side. The region, and leave behind the positive ions on N-side and negative ions on P-side. The region, are they have immobile ions, is known as depletion region. As the reverse bias voltage in the depletion region. these immobile ions, is known as depletion region. As the reverse bias voltage across the depletion region is also increased. If both the Paris. these united whose united and the depletion region is also increased. If both the P-side and N-side are equally doped, the depletion region will extend equally in the depletion region will extend equally in the depletion region are equally doped. and increased, and the position of the depletion region will extend equally in both the regions. The parties are equally doped, the depletion region will extend equally in both the regions. its process are equally in both the regions. The extend equally in both the regions. The process are equally in both the regions. The process are equally in both the regions.

god cutches more into the region of lower doping. Depletion regions N-channel P-region P-1801011 G S (b) Depletion regions in JFET. (a) N-channel JFET. Fig. 16.5.

A similar action takes place in JFET. Since the P-region of a N-channel JFET is heavily doped, a compared to the N-channel, the depletion region extends less into the P-region and deeper into he Notionnel as shown in Fig. 16.4 (b). Incidentally, when there is no applied voltage between the pre and source, the depletion region is symmetrical around the junction. The conductivity of depleimagin is zero because there are no mobile charge carries in this region. Hence the effective width the N-channel is reduced. It further reduces with the increased reverse-bias voltage applied across and source terminals of the JFET.

The reverse-bias across the gate source junction of a JFET may also be achieved by applying a across the drain and source terminals as shown in Fig. 16.5 (a). It may be noted that drain (D) connected to the position terminal of the dc supply (V_{DD}) and source (S) is connected to the nega-

Now we shall discuss as to how the drain-to-source voltage produces a reverse-bias across the le source junction in the same way as the gate-to-source voltage. In order to do so, we represent the resistances r_a and r_b as shown in the Fig. 16.6 (a). These resistances are shown variable, as by values depends upon the magnitude of the drain-to-source voltage (V_{DS}) and gate-to-source V_{CS} . In the presence of positive supply voltage V_{DD} (with gate open), the electrons flow The source to drain through the N-channel and constitutes a current known as drain current (I_D) . The direction of drain current is indicated from drain-to-source through the device. The the content causes a voltage drop across the resistance r_b , which has the effect of reverse biasing the r_b , which has the effect of the value of the particle junction. Thus even if the gate is open, the gate-to-source junction is reverse biased by

ows through the the field-effer (i.e., a bipoir oles. -channel JFET

ECTRONG

-type repres

n laken on a Contacts) in mirah cik-

emiconducat

N-type


T are the holes for a N-change n an N-channi channel. On the the vertical liz

ce to Neduce ges and consi

THED ELECTRONS the drain-to-source voltage. It creates depletion regions within the channel as shown in Fig. 16.6 (b) that depletion region is not symmetrical around the potential around the p

drain-to-source voltage. It creates depleted to region is not symmetrical around in Fig. 16.6 (b) that depletion region is not symmetrical around the large large and the large larg It may be noted from Fig. 16.6 (b) that dept into the channel near the drain like the source junction. As a matter of fact, it is extended more deeper into the channel near the drain like the source junction. As a matter of fact, it is because of the fact, that voltage drop across r is given the source terminal. It is because is higher near the drain end of the etc. It may be noted the fact, it is extended to the fact, that voltage drop across r to source junction. As a matter of fact, it is because of the fact, that voltage drop across r to source junction. As a matter of fact, it is because of the fact, that voltage drop across r to source junction. As a matter of fact, it is extended to the fact, that voltage drop across r to source junction. As a matter of fact, it is extended to the fact, that voltage drop across r to source junction. As a matter of fact, it is extended to source junction in the fact, it is extended to source junction in the fact, it is extended to source junction in the fact, it is extended to source junction in the fact, it is extended to source junction in the fact, it is extended to source junction in the fact, it is extended to source junction in the fact, it is extended to source junction in source junction. As a list because is higher near the drain end of the channel as and less on the source terminal. It is because is higher near the drain end of the channel as and less on the source terminal. It is because is higher near the drain end of the channel as and that across r_b. Due to this, reverse bias voltage is higher near the drain end of the channel as and that across r_b.

to the source end.







Fig. 16.6. Effect of drain-to-source supply.

16.5. Operation of JFET

We have already discussed in the last article the application of negative gate voltage or possidrain voltage, with respect to source, reverse biases the gate-source junction of an N-channel Re-The effect of reverse bias voltage is to form depletion regions within the channel. When a voltage applied between the drain and source with a dc supply voltage (V_{DD}) , the electrons flows from supplied between the drain and source with a dc supply voltage (V_{DD}) , the electrons flows from supplied between the drain and source with a dc supply voltage (V_{DD}) , the electrons flows from supplied between the drain and source with a dc supply voltage (V_{DD}) , the electrons flows from supplied between the drain and source with a dc supply voltage (V_{DD}) , the electrons flows from supplied between the drain and source with a dc supply voltage (V_{DD}) , the electrons flows from supplied between the drain and source with a dc supply voltage (V_{DD}) . to drain through the narrow channel existing between the depletion regions. This constitutes the train current (I_D) and its conventional direction is indicated from drain-to-source. The value of drain current is maximum, when no external voltage is applied between the gate and source and is designate the symbol IDSS



When the gate-to-source voltage (V_{GS}) , if applied by a dc supply, (V_{GG}) and increased above (V_{GS}) .

er shown in goall of this serefore co. (%) is inch #Fig. 16.7

drain curren orcomplete ralue of pin Pregions of The op are holes ar

16.6. C We know characterist

> af 2 Ti gi

The o connected used to va voltmeter

meter cor 16.7.

The we adjus (V_{DS}) in Now if along th procedu 1,2,3 a ELECTRONICS a in Fig. 1660a ound the pach the drain terrains a is greater than nnel as compare

oltage or positive N-channel JFET When a voltage is flows from source nstitutes the drain ue of drain current d is designated by

reased above and

+1 V00

347

16.7 (a). the reverse-bias voltage across the gate-source junct. in is increased. As a graph of this, the depletion regions are widened. This reduces the effective wide of the change in the flow of drain current through the change. SO-EFFECT TRANSISTORS Jon in Fig. 16.7 (a). This reduces the effective wide of the channel and a stage is reached at which two dept. and of this, the depictuois of drain current through the channel. When the gate to-source voltage with the flow of drain current through the channel and the controls the flow of drain current through the channel. When the gate to-source voltage with the channel is gate to source voltage. The channel is where controls the now stage is reached at which two depletion regions touch each other as shown is increased further, a stage is reached at which two depletion regions touch each other as shown is increased further, a stage is reached at which two depletion regions touch each other as shown is increased further, a stage is reached at which two depletion regions touch each other as shown is increased further, a stage is reached at which two depletion regions touch each other as shown is increased further, a stage is reached at which two depletion regions touch each other as shown is increased further. The pate-to-source voltage, the channel is completely blocked or pinetest. $\frac{1}{\sqrt{3}}$ increased natural, as a source voltage, the channel is completely blocked or pinched off and $\frac{1}{\sqrt{3}}$ in reduced to zero. The gate-to-source voltage (V_{GS}) at which the drain control of and $\frac{1}{\sqrt{3}}$ is reduced to zero. The gate-to-source voltage (V_{GS}) at which the drain control of and $\frac{1}{\sqrt{3}}$ is reduced to zero. $^{(b)}$ $^{(b)}$ At this gardiner. The gate-to-source voltage (V_{GS}) at which the drain current is zero and $^{(b)}$ $^{(b)}$ $^{(c)}$ $^{(c)}$ $^{(c)}$ is called pinch off voltage. It is designated by the symbol V_{GS} or V_{GS} The state of the property cut-off) and V_p is negative for N-channel JFET's. It depends on (i) doping of the N and the device and (ii) width of the original channel structure. of the device and (ii) width of the original channel structure.

The operation of P-channel JFET is exactly similar to N-channel JFET, except that current carriers and V_{CG} and V_{CG} are reversed. The operation of the dc supply, voltage V_{GG} and V_{DD} are reversed.

16.6. Characteristics of JFET We know that a family (or a set) of curves which relate device current and voltages are known as per tristic curves. Followings are the two important characteristics of a JFET:

 V_{i} or drain characteristics. These curves give relationship between the drain current (I_{D}) and drain-to-source voltage (V_{DS}) for different values of gate-to-source voltage (V_{GS}) .

2 Transfer characteristics. These curves give relationship between drain current (I_D) and gate-to-source voltage (V_{GS}) for different values of drain-to-source (V_{DS}) voltage.




Fig. 16.8. Circuit arrangement for plotting JFET characteristics.

The drain and transfer characteristics of JFET may be obtained by using an N-channel JFET and in the common source mode as shown in Fig. 16.8. Here the potentiometers R_1 and R_2 are with vary the voltages V_{GS} and V_{DS} respectively. The voltages V_{DS} and V_{GS} may be measured by the the drain current (I_D) can be measured by the milliamthe connected in series with the JFET and the supply voltage V_{DD} .

6.7. Drain Characteristics

These curves may be obtained by using the circuit arrangement shown in Fig. 16.8. First of all, talplist the gate-to-source voltage (V_{GS}) to zero volt. Then increase the drain-to-source voltage which is a place to source voltage (V_{GS}) to zero volt. Then increase the train to the small suitable steps and record the corresponding values of drain current (I_D) at each step. suitable steps and record the corresponding values of drain current are plot a graph with drain-to-source voltage along the horizontal axis and drain current of the venical state of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the venical state of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot a graph with drain-to-source voltage along the horizontal axis and drain current of the plot and the plot are plot at the plot and the plot are plot at the plot at Plot a graph with drain-to-source voltage along the horizontal axis and vertical axis, we shall obtain a curve marked $V_{GS} = 0$ as shown in Fig. 16.9. A similar may be used to source voltage i.e., $V_{GS} = 0$ rentical axis, we shall obtain a curve marked $V_{GS} = 0$ as shown in Fig. 1.23 and 4 V be used to obtain curves for different values of gate-to-source voltage i.e., $V_{GS} = 0$

A TEXTBOOK OF APPLIED ELECTRON 348 Ohmic region Pinch-off or Saturation region $V_{GS} = 0 V$ Drain current loss Drain current -1 V -2 V -3 V -4 V 3 4 Drain to source 2 Drain to source voltage (Vos) voltage V_{DS} (V) Fig. 16.10. Drain characteristics with V (5 = 0) Fig. 16.9. Drain characteristics of JFET.

In order to explain, the typical shape of drain characteristics, let us select the curve wing 0 volt as shown in Fig. 16.10. The curve may be sub-divided into the following regions:

- 1. Ohmic region. This region is shown as a curve OA in the figure. In this region to current increases linearly with the increase in drain-to-source voltage, obeying Ohm's Law Their increase in drain current is due to the fact that N-type semiconductor bar acts like a simple reser
- 2. Curve AB. In this region, the drain current increase at the reverse square law rate with increase in drain-to-source voltage. It means that drain current increases slowly as comparating in ohmic region. It is because of the fact, that with the increase in drain-to-source voltage, the current increases. This in turn increases the reverse bias voltage across the gate-source junction is result of this, the depletion region grows in size, thereby reducing the effective width of characteristics. the drain-to-source voltage, corresponding to point B, the channel width is reduced to a manual solution of the solution of value and is known as pinch off. The drain-to-source voltage, at which the channel pinch-off and is known as pinch-off voltage (V_p) .
- 3. Pinch off region. This region is shown by the curve BC. It is also called saturation again constant current region. In this region, the drain current remains constant at its maximum vale IDSS). The drain, current in the pinch off region, depends upon the gate-to-source voltage and set by the relation,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

The above relation is known as Shockly's equation. The pinch off region is the normal open of IFFT, when we do region of JFET, when used as an amplifier.

4. Breakdown region. This region is shown by the curve CD. In this region, the drawn asses rapidly as the drawn of the curve CD. down of gate-to-source junction down of gate-to-source innertion down of gate-to-source junction down of gate-to-source juncti down of gate-to-source junction due to avalanche effect. The drain-to-source voltage composite to point C is called breakdown wellto point C is called breakdown voltage.

16.8. Effect of Gate-to-Source Voltage on Drain Characteristics

We have already discussed in the last article about the drain characteristics of JFEI. The decaying gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. The decay gate-to-source voltage on the last article about the drain characteristics of JFEI. increasing gate-to-source voltage on the drain characteristics of JFET. The log life increasing gate-to-source voltage on the drain characteristics may be noted from Fig. 169.

calc-10-

utiction forfixe reverse within produc the gate would

Th

(i.e., SI pinch o drain C T (V63)

lower It the ch applie requir may b is achi with f pinch

> Whic curre const The using First 10 50

16.

step (V (V) \$2.8

nip ther

be p

RED-EFFECT TRANSISTORS ECTRONICS

349

Source voltage (V_{GS}) is increased above zero to the 1, 2, 3 and 4 volts, following two effects are a sinch off voltage is reached at a sinch of the sinch off voltage is reached at a sinch of vol The value of pinch off voltage is reached at a smaller value of drain current as compared to $V_{+}=0$, and

that when $V_{CS} = 0$.

The value of drain-to-source voltage (V_{DS}) is decreased as compared to that when $V_{CS} = 0$. The value of the first effect may be understood from the fact that reverse bias voltage across the gate-source of the first effect may be understood from the fact that reverse bias voltage across the gate-source of the first effect is the sum of gate-to-source voltage ($V_{\rm CR}$) and drain-to-source voltage ($V_{\rm CR}$) and drain-to-source voltage ($V_{\rm CR}$). The first effect the sum of gate-to-source voltage (V_{GS}) and drain-to-source voltage (V_{DS}) . Thus the increased value of V_{GS} will increase the reverse bias across the increase (V_{DS}) . Thus Thus the increased value of V_{GS} will increase the reverse bias across the junction. For example, we have a policy between the gate and source of JFE, then the gate to some of the property of the increased value of V_{GS} will increase the reverse bias across the junction. For example, we have the gate and source of JFE, then the gate to some of the property of the propert The depletion of the de V_{ij} derives when the drain current is zero. This causes the depletion regions to be formed to depend the voltage V_{DS} is increased above zero, the desired which the channel. As the voltage V_{DS} is increased above zero, the drain current increases. This which the countries the countries of the Representation. The amount of reverse bias voltage required to be produced by drain current and obviously be decreased by one volt. In other words, a smaller voltage drop along the channel when $V_{GS} = 0$) will increase the depletion regions to the point where they will the princh of this the pinch of the state of the point where they will whoff the drain current. As a result of this, the pinch-off voltage (V_p) is reached at a lower value of is current than that when $V_{GS} = 0$.

The second effect is caused due to the fact that the increased value of gate-to-source voltage () keeps adding to the reverse bias at the junction produced by the drain current. Therefore its not value is required to reach the breakdown voltage.

hmay be noted that with zero gate-to-source voltage, the drain current saturates at I_{DSS} value and te disricteristic indicates the pinch off voltage (V_p) equal to 4 V. However, if V_{GS} of -1 V, is mied the channel still requires - 4 V to achieve pinch off condition. It means that now the channel mines only 3 V drop (instead of previously 4 V) from the drain-to-source voltage. This 3 V drop when V_{GS} is -2 and -3 V, pinch off whered with 2 V and 1 V drops respectively along the channel. These voltage drops are obtained whimher reduced values of the drain current. It may be noted that when V_{GS} is -4 V (i.e., equal to nd off voltage), no channel drop is required and hence the drain current is zero.

16.9. Transfer Characteristics

These are also called transconductance curves. the give us the relationship between drain $max(I_0)$ and gate-to-source voltage (V_{GS}) for a min value of drain-to-source voltage (V_{DS}) . hander characteristics may be obtained by the circuit arrangement shown in Fig. 16.8. Fat of all, we adjust the drain-to-source voltage some suitable value and increase the gate-tothe voltage in small suitable steps. Now record le conesponding values of drain current at each Files plot a graph with gate-to-source voltage chlong the horizontal axis and the drain current she vertical axis, we shall obtain a curve to the state of th




Fig. 16.11. Transfer characteristics of N-channel.

 $h_{\rm chief}$ to obtain curves at different values of gate-to-source voltage (V_{GS}).

The apperend of the curve is shown by the drain current value equal to I_{DSS} while the lower end by a voltage V_{DSS} while the lower end V_{DSS} w Pper end of the curve is shown by the drain current value equal to I_{DSS} while the last start of a parabola and be expressed by the GS(off) or V_p . It may be noted that the curve is part of a parabola and Ray be expressed by the equation.

BR

D-Breakdow

region

th $V_{GS} = 0$ vot arve with Vox= ons:

egion, the dran

Law. The linear imple resistor. aw rate with the compared to the oltage, the dam ce junction. As 1 th of channel & ed to a minimum pinch-off occur.

turation regiona imum value (u. Itage and is got

normal opensal

, the drain curs ause of the break age corresponde

teristics IFET. The clients 1 Fig. 16.9. As &

Given: $V_{GS \text{ (off)}} = -20 \text{ V}$ and $I_{DSS} = 12 \text{ mA}$

First of all, let us find the value drain currents for the given values of V_{GS} (0 V, 5 V, -11 – 15 V and – 20 V) as discussed below:

We know that drain current

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS (off)}} \right)^2$$

.. Drain current when $V_{GS} = -5 \text{ V}$,

$$I_D = 12\left(1 - \frac{-5}{-20}\right)^2 = 6.75 \text{ mA}$$

Similarly, using the maximum values of $V_{GS(eff)} = -6 \text{ V}$ and $I_{DSS} = 20 \text{ mA}$, we can use equation (i) 352 Similarly, using the maximum values of $V_{GS(n)}$ of I_D in between the end points. The end points again for $V_{GS} = -4 \text{ V}$ and -2 V to obtain the values of I_D in between the end points. The end points again for $V_{GS} = -4 \text{ V}$ and -2 V to obtain the values of I_D in between the end points. The end points again for $V_{GS} = -4 \text{ V}$ and -2 V to obtain the values of I_D for in between of the transconductance curve are (-6 V, 0 mA) and (0 V, 20 mA). The values of I_D for in between of the transconductance curve are (-6 V, 0 mA) and (0 V, 20 mA). The values of I_D for in between points are 2.2 mA and 8.9 mA. The values obtained are shown in Table 16.3.

Now if we plot the values corresponding to the sets shown in Tables 16.2 and 16.3 and joining




Fig. 16.13.

16.10. Specifications Sheet of JFET

Although the genral content of specification sheets may very from the absolute minimum to at extensive display of graph and charts, there are a few fundamental parameters that will be provided by all manufactures. The specifications sheet for 2N5484 through 2N5486 JFETs as provided by the Motorola is as shown in Fig. 16.14.

Maximum Ratings: Most of the maximum ratings for these devices are self-explanatory at this point. In out discussion for the BJT specifications sheet, we covered all the commonly used may mum voltage, current and power ratings. The JFET maximum ratings are no different. As seen form the table for maximum ratings, we find that for 2N5484, the maximum ratings for V_{DG} and V_{GSI} is

The next maximum ratings in the list is for the drain current which is indicated as 30 mA dc. Then it is the maximum value of forward gate current. This rating is indicated as 10 mAdc. This rating may produce a through in your mind that the FET could be operated in the forward region. But the answer to such a thought is NO. Recall that the contorl of drain current in FET depends upon the amount of reverse bias on the JFET. The maximum drain current (I_{DSS}) is reached when the reverse bias reached V_{CS} above $0.V_{CS}$ will be about the reverse bias reached when the reverse bias reached V_{CS} gate accidentally becomes forward biascody. gate accidentally becomes forward biassed; I_G must be greater than 10 mAde, for the device to N destroyed. As long as I_G is below 10 mAde, the device to N destroyed. As long as I_G is below 10 mAde, the device will be safe.

The maximum power dissipation which the device under consideration can safely handle at 25°C on W. As the temperature exceeds 25°C to under consideration can safely handle at 25°C to under consideration can safely handle at 25°C. at the rate of 2.82 mW for each 1°C increase in the maximum power dissipation reduced at the rate of 2.82 mW for each 1°C increase in temperature above 25°C.

Off Characteristics: In this list three values are indicated:

(i) gate-source brakdown voltage, Variasse,

(11) (11)

100 de trate mblent mort 6min

Sinc sie will a pd/ps from-0. 1510-

6 V ano

Smi **C119** as shown fiere. Th

16.11

The paramete sters of J

a given b

WARE TO region, it change is Table resi

Risi M. Sin Salle.

80° [1] 10-10-11 Second . (ii) gate reverse current, IGSS and

gate-source cut-off voltage, $V_{GN(off)}$. The gate-source brakdown voltage defines the limit on V_{GN} . If V_{GN} is allowed to exceed this value (-25 V for 2N5484), the JFET will have to be replaced.

The gate reverse current rating indicates the maximum value of gate current that will occur when the gate-source junction is reverse biased. For the 2N5484 JFET, this rating is 1 nAdc when the ambient temperature (T_A) is 25 °C, note that the negative current value is used to indicate the direction of the gate current. I_{GSS} is a temperature dependent rating. Notice that the value of I_{GSS} increases from 1 nAdc to 1 mAdc as the ambient temperature increases from 25 °C to 100°C

Since we have already disscussed $V_{GS(off)}$ and I_{DSS} (listed under "ON Characteristics") in detail, we will not discuss them further here. It may be carefully noted that there are wide ranges of $V_{GS(off)}$ and I_{DSS} values within the 2N 5484-5486 series. For example, for 2N5484, the values of $V_{GS(off)}$ vary from -0.3 to -3 V and I_{DSS} from 1 mA to 5 mA. Similarly for 2N5485, the values of $V_{GS(off)}$ vary from -0.5 to -4 V and I_{DSS} from 4 mA to 10 mA. And for 2N5486 the value of $V_{GS(off)}$ vary from -2 V to -6 V and I_{DSS} from 8 mA to 20 m..

Small signal characteristics: These will be discussed later.

Case Construction and Terminal Identification: The 2N5484-6 JFETs have the appearance as shown of right top corner of the specification sheet. The terminal identification is also provided there. The JFETs are available in top-hat containers as shown in Fig. 16.14.

16.11. JFET Parameters

The electrical behaviour of JFET may be described in terms of certain parameters called JFET parameters. Such parameters may be obtained from the characteristic curves. The important parameters of JFET are as discussed below:

1. D.C drain resistance (R_{DS}) . It is also called the static or ohmic resistance of the channel and writen by the ratio of voltage (V_{DS}) to the drain current (I_D) . Mathematically d.c. drain resistance,

$$R_{DS} = \frac{V_{DS}}{I_D}$$

2. A.C. drain resistance (r_d) . It is also called dynamic drain resistance and is the a.c. resistance between the drain and source terminal when the JFET is operating in the pinch-off or saturation region. It is given by the ratio of small change in drain-to-source voltage (ΔV_{DS}) to the corresponding change in drain current (ΔI_D) for a constant gate-to-source voltage (V_{GS}) . Mathematically, the a.c. drain resistance.

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D}$$

It is sometimes written as r_{ds} , which indicates that it is the resistance from drain-to-source terminal. Since r_d is the output resistance of JFET, it may also be expressed as an output admittance r_d , equal to $1/r_d$).

3. Transconductance (g_m) . It is also called forward transconductance or forward transmittere. It is given by the ratio of small change in drain current (ΔI_D) to the corresponding change in transconductance voltage (ΔV_{GS}) for a constant drain-to-source voltage (V_{DS}) . Mathematically, the transconductance,

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

from the abolic use il parameters ha with 2N5486 JHEI a ma

05 0

10

devices are selected and all the constant are no different and are not different and are

tich is included as a little forward to be f


deratio Ximum 25°C 354

Unit MAXIMUM RATINGS Amma Sympol Vdo 25 Rating Non-Vdc. 25 Drain-Gate Vollage Vinn mAdo Reverse Gate-Source Voltage 30 36. **mAdo** 10 Doug Current No. With Forward Gate Current Pa. Total Device Desupation @ T_C = 25°C mW/'C 2.82 70 Dende above 25°C -65 to + 150 Ty Too Operating and Storage Junction Temperature Range

2N5484 thru 2N5486

CASE 29-04, STYLES TO-92 (TO-228AA)





JEET VHF/UHF AMPLIFIERS

N-CHANNEL-DEPLETION

Refer to 2N4415 for graphs.

ECTRICAL CHARACTERISTICS (T, = 25°C	Biles on a	Symbol	Min	Тур	Mex	318
Characteristi	0		There			
OFF CHARACTERISTICS		W. T.	- 25	-	-	12
Sate-Source Breakdown Voltage $(I_{0}=-1.0~\mu\text{Adb.},V_{00}=0)$	MARKET NO.	V _{derkood}	a series		1000	
Gate Reverse Curterd (V _{CD} = - 20 Vdc, V _{DD} = 0) (V _{DD} = - 20 Vdc, V _{DD} = 0, T _A = 100°C)	Short of Steel	Trians	2		-10 -62	2 2
Gate Source Cutoff Vollage (V _{ES} = 15 Vdc, I _O = 10 nAdc)	2N5484 2N5485 2N5486	Voters	-0.3 -0.5 -2.0	3 1 1	-30 -40 -60	
ON CHARACTERISTICS					-	To the
Zero-Gate-Voltage Drain Current (V _{cel} = 15 Vdc, V _{cel} = 0)	2N5484 2N5485 2N5486	fores	1.0 4.0 8.0		5.0 10 20	
SMALL-SIGNAL CHARACTERISTICS	THE RESERVE	Charles Spinish		36 111	1113 111	-
Forward Transfer Admittance (V _{DS} = 15 Vdc, V _{GS} = 0, f = 1.0 kHz)	2NS484 2NS485 2NS486	May.	3000 3500 4000	111	6000 7000 8000	1
(V _{DE} = 15 Vdc, V _{DS} = 0, f = 100 MHz) (V _{DE} = 15 Vdc, V _{DS} = 0, f = 400 MHz) Output Admittance	2N5484 2N5485, 2N5486	Re(y _n)		1	100	1
(V _{CC} = 15 Voc, V _{CC} = 0, I = 1.0 kHz)	295484 295485	747			50 60	

Fig. 16.14. (Courtesy: Motorola Inc.)

Be(you)

Retyn

2500

3000

2N5486

2NS484

2N5484

2N5485

245486

2N5485, 2N5486

Output Conductance

Forward Transconductance

(V_{DB} = 15 Vdc, V_{DB} = 0, f = 100 MHz)

(V_{DO} = 15 Vdc, V_{GS} = 0, f = 400 MHz)

 $(V_{DS} = 15 \text{ Vdc}, V_{DS} = 0, f = 100 \text{ MHz})$ $(V_{DS} = 15 \text{ Vdc}, V_{DS} = 0, f = 400 \text{ MHz})$

(Contract

75.

100

RECINA

SECONO SECONO

Call La Call La (No. " Tart Call (No. "

ON OWN

DIAN S

Francis (V_{SC}) Tepat ((V_{SC}) Tepat ((V_{SC})

Tun-O Fire To Tun-O Fiel To


Man


CHOMMEN NONATHERNON

Hoperstand Treasure

-		
m u		ы,
-	_	-

FECT TRANSISTORS					35
CHARACTERISTICS (TA = 25°C Helions Otherwise	, betadi				
THISTICS (TA > 25°C History Otherwise	il Piotest)				
CAL CHARACTERISTS Constactoristic	Fig. No.	Symbol	Min	Max	The last
and to the same of	F19. 190.	Seymoun		Max.	Unit
STATTERSTICS STATTERSTICS STATERSTICS		Vomezono	25		Vido
STATE TO STATE OF THE STATE OF					
		Name .			pAdc.
THE COURT OF THE C				10	
comp Carlotte (I)		THE REAL PROPERTY.	100		
M Vac. V ₁₀ = 0. T _a = 125°C		1000			nAde
Company Company (1) - 36 Volc. V ₁₀ = (1) - 36 Volc. V ₁₀ = (1, T _a = 125°C) - 36 Volc. V ₁₀ = (1, T _a = 125°C) - 36 Volc. V ₁₀ = (1) - 37 Volc. V ₁₀ = (1) - 125°C)				10	
San Sanda Co.				1.0	piAde:
SIN SINK, Vol. = 0) 1. SINK, Vol. = 0, T _A = 125°C) 1. SINK, Vol. = 0, T _A = 125°C)					promo.
10/8-7-1					
WINCELENSTICS SHIER SHIER		Vanne	0.5	1.5	Vdc
Joseph Description (SN169 SN170 SN170 SN170 SN171			1.0	20	
(SSES (Treatment) 3N170 2 (FVR. 1 ₂ = 10 aASC) 3N171		1000	1.5	3.0	
36171	3	has	10	-	mAdo
The Current 10 Volc)		V	THE REAL PROPERTY.	2.0	Vdc
STATE OF VALUE		Vision	100 000		1000
plant CH + 10 VICI					
a to pute. Vol. = 10 VdKS					
ECHAL CHARACTER STATE OF	- 4	Faster		200	Ohm
				100	
CAR PAGE 14 MAN	1	ly _{te} I	1000	-	μmho
ALC MANUFACTURE		1 - 10 - 30	100000		
91178_L = 2.0 mARC 1 = 1.0 AFB)	2	C.m	100	1.3	pF
Local Torolor Capacitation		180	12500	HE TON	Marie Control
S ₂₁ (5, V ₃₂ = 5, 1 = 1.0 MHz)		-		5.0	DF
ted Catalitation	2	G _{ins}	1000	- 0.0	1
3, = 0 VE, V ₁₂ = 0, T = 1.0 MHz)		1000	1	-	1
Sur-Salerini Capacitance		Contra	100	5.0	pf
S _{max} = 10 Vac. 1 = 1.0 MHz		Contract of the second			
HEDING CHARACTERISTICS				- Marie Marie	
	6,10	The state of the s	-	3.0	. 116
terior Delay Tene (V ₆₀ = 10 Vdc, I _{const} = 10 mAdic,		Tolory	-	10	ne
Sold Delay Time Votices = 10 Vdic, Votices = 0,	7,10	1,	-		
	8,10	Town:	-	3.0	.00
14 bre R _S = 50 Orems)	9,10	1	-	15	.750





MOTOROLA Semiconductor Products Inc.

Fig. 16.14. (a) (Contd.) (Courtesy: Motorola Inc.)

TRONICA

TYLES AA)

1 Drain

2 South

IFIERS.

EPLETION

16

SAL

MAR

graphs.

-1.0 -02

-30 -4.0

5.0 10 20

6000 7000 8000

> 100 1000

50 60

75 100

FIELD.

11

design

EXCIT

77

DA

solu

Vislue i

Value i

16.1

T

and bi

SN

2

W

G

W

356

The value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. We know that the value of transconductance (g_m) is expressed in siemens (S) or mhos. The value of transconductance (g_m) to solve the solve that the solve that the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. Therefore the value of the characteristic of a JFET is a part of a parabola i.e., it is non-linear. characteristic of a JFET is a part of a part o value near the top of the curve than near the bottom.

near the top of the curve that the property of the ratio of small change in drain-to-source by the ratio of small change in drain-to-source by the ratio of small change in drain-to-source voltage (ΔV_{GS}) for a constant drain and the ratio of small change in gate-to-source voltage (ΔV_{GS}) for a constant drain and the ratio of small change in drain-to-source by the ratio of small change in drain-to-sou 4. Amplication factor (μ). It is gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change in gate-to-source voltage (ΔV_{GS}) for a constant drain current (ΔV_{DS}) to the corresponding change (ΔV_{DS}) to the c Mathematically, the amplification factor,

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$$

The amplification factor (µ) may also be expressed as a product of transconductance (t) a a.c. drain resistance (r_d).

 $\mu = \frac{\Delta V_{DS}}{\Delta V_{OS}} = \frac{\Delta V_{DS}}{\Delta I_D} \times \frac{\Delta I_D}{\Delta V_{OS}} = r_d \times g_m$ Thus

5. Input Resistance (R). We know that a JFET operation with its gate-source junction room. biased. As the reverse current of a junction is, usually, very small. Therefore gate-reverse current a JFET is also very small. Since the gate-source junction of a JFET is used as an input, therefore input resistance of a JFET is very high. This high input resistance is an advantage of JFET one bipolar transistor. Mathematically, the input resistance,

$$R_{i} = \frac{V_{GS}}{I_{GSS}}$$

where

 V_{GS} = Gate-to-source voltage and

I_{GSS} = Gate reverse current. It is of the order of nano-ampere.

Example 16.4.

When VGs of a FET changes from -3.1 V to -3 V, the drain current charges from 1 mlm 1.3 mA. What is the value of transconductance?

Solution.

Given: V_{GS} of a FET changes from -3.1 V to 3 V and the drains current, 1 mA to 13 mA We know that change in V_{GS}

$$\Delta V_{GS} = -3(-3.1) = 0.1.$$

and the change in drain current,

$$\Delta I_D = 1.3 - 1 = 0.3 \text{ mA}.$$

The value of transconductance,

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} = \frac{0.3 \text{ mA}}{0.1 \text{ V}} = 30 \text{ mA/V} \text{ or } 30 \text{ mS Ans.}$$

16.12. Mathematical Expression for Transconductance

We have already discussed in Art 16.6 that the drain current is given by the relation.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$
 Differentiating on both sides with respect to V_{GS}

$$\frac{dI_D}{dV_{GS}} = 2I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \times \left(\frac{0 - 1}{V_P} \right)$$

HELD-EFFECT TRANSISTORS

$$g_m = -\frac{2I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P} \right)$$

 $V_{GS} = 0$ in the above expression,

Substituting

$$g_m = -\frac{2I_{DSS}}{V_p} = g_{mo}$$

The value of g_m at $V_{GS} = 0$ is the maximum and is equal to $-2I_{DSS}/V_P$. This value of g_m is inspated as goo. The equation (i) may now be rewritten as:

 $g_m = g_{mo} \left(1 - \frac{V_{GS}}{V_P} \right)$

Example 16.5.

The following information is included on the data sheet for an N-channel JFE:

$$I_{DSS} = 20 \text{ mA}, V_p = -8 \text{ V and } g_{mo} = 5000 \text{ }\mu\text{S}.$$

Desermine the values of drain current and transconductance at $V_{GS} = -4$ volts.

solution.

Given:
$$l_{DSS} = 20$$
 mA, $V_P = -8$ volts; $g_{mo} = 5000$ µS and $V_{GS} = -4$ volts.

thise of drain current

We know that drain current,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 = 20 \left(1 - \frac{-4}{-8} \right)^2 = 5 \text{ mA Ans.}$$

like of transconductance

We also know that transconductance,

$$g_m = g_{mo} \left(1 - \frac{V_{GS}}{V_P} \right) = 5000 \left(1 - \frac{-4}{-8} \right) = 2500 \,\mu\text{S}$$
 Ans.

6.13. Comparison Between Field-Effect Transistor and Bipolar Junction Transistor

Table 16.4 shows some of the important points of comparison between the field-effect transistor ad bipolar junction transistor.

Table 16.4: Comparison between field-effect transistor and bipolar junction transistor 140

Field-Effect Transistor (FET)

device is carried either by electrons or

It is a voltage-controlled device i.e., voltage at the gate (or drain) terminal controls the amount of current flowing brough the device.

he input resistance is very high and is of the order of several megaohms.

Bipolar junction transistor (BJT)

It is a unipolar device, i.e., current in the It is a bipolar device, i.e. current in the device is carried by both electrons and holes.

It is a current-controlled device, i.e. the base current controls the amount of collector current.

Its input resistance is very low as compared to FET and is of the order of few kilohms.

ent (In)

ONG

transla

Bicher

Voltage

 (R_m) and

on reverse current of crefore the T over the

nperes.

1 I mA and

.3 mA

15.

Offi-

- 4. It has a negative temperature coefficient at high current levels. It means that current decreases as the temperature increases. This characteristic prevents the FET from thermal breakdown.
- It does not suffer from minority-carrier storage effects and therefore has higher switching speeds and cut-off frequences.
- It is less noisy than a BJT or vacuum tube and is thus more suitable as an input amplifier for low-level signals. It is used extensively in high fidelity frequency modulated receivers.
- It is much simpler to fabricate as a integrated circuit (IC) and occupies a less space on IC chip than that of BJT.

It has a positive temperature coefficient high current level. It means that collector current increases with the increase in temperature. This characteristic leads for BIT to thermal breakdown.

It suffers from minority carrier storage effects and therefore has lower switching speed and cut-off frequencies than the of FET's.

It is comparatively more noisy than a field-effect transistor.

It is comparatively difficult to fabricate at an integrated circuit and occupies more space on IC chip than that of FET.

16.14. MOSFETs

The MOSFET is an abbreviation for metal-oxide semiconductor field-effect transistor. Like IFI it has a source, gate and drain. However, unlike JFET, the gate of a MOSFET is insulated from the channel. Because of this, the MOSFET is sometimes known as an IGFET which stands for insulated gate field effect transistor.

16.15. Types of MOSFET

There are two basic types of MOSFETs; depletion-type MOSFETs and enhancement-type MOSFETs. The depletion type MOSFETs are also called D-type MOSFETs and enhancement-type MOSFETs as E-type MOSFETs. The primary difference between the two types of MOSFETs are disscussed one by one in the following pages.

16.16. Depletion-Type MOSFET

N-channel depletion type MOSFET. It consists of a conducting bar of N-type material with an insulated gate on the left and P-region on the right. Free electrons can flow from source to drain through the N-type material. The P-region is called substrate (or body). It physically reduces the conducting path to a narrow channel. A thin layer of silicon dioxide is deposited on the left side of the channel. This layer insulates the gate from the channel. Because of this, a negligible gate current flows even when the gate voltage is positive. It will be interesting to know that a PN junction, which exists in a JFET, has been eliminated in the MOSFET.

Gate
G
SIO₂
Layer
S Source

Fig. 16.15. Basic structure of an N-channel depletion-type MOSFET.

SESSECT TRANSISTORS 359

Construction of a depletion-type P-channel MOSFET is similar to that of N-channel most conducting bar is of P-type material and the substrate is of N-type material. construction of a Depletion-Type MOSFET is similar to that of N and the substrate is of N-type material.

Working of a Depletion-Type MOSFET 17. WOLLD MOSFET can be operated in two different modes as given below: The device operates in this mode, when the gate voltage in negative. Depletion mode. The device operates in this mode, when the gate voltage is positive. MOSFET can be operated in either depletion or enhancement mode, depletion of enhancement mode, with the depletion of the WOSFET may be explained easily, if we visualize the entire structure of the device as a One of the plates is formed by the gate and the other by the semiconductor of the device as a dielectric (SiO₂ layer). We know that if one also The plates are separated by a dielectric (SiO₂ layer). We know that if one plate of a capacitor The places at the positive charge on the opposite plate and vice versa. This principle is

place and vice versa. This principle is explaining the working of MOSFET's in the depletion and enhancement modes. Depletion mode. Fig. 16.16 (a) shows a MOSFET with a negative gate-to-source voltage. Logistic voltage, on the gate, induces a positive charge in the channel, Because of this, free and of free electrons. This reduces the number of free electrons. This reduces the number of free electrons. a sepleted of free electrons. This reduces the number of free electrons (which constitute the passing through the channel. Thus as the value of negative gate-to-source voltage is t walks of drain voltage, called $V_{GS(off)}$, the channel is totally depleted of free electrons the drain current reduces to zero. Thus with the negative gate voltage, the operation of

SEE is similar to that of a JFET




Fig. 16.16. Working of a depletion-type MOSFET.

as ender from the above discussion that negative gate voltage depletes the channel of free his due to this fact that the working of a MOSFET, with a negative gate voltage, is called

Laboreement mode. Figure 16.16 (b) shows a MOSFET with a positive gate-to-source Depositive gate voltage increases the number of free electrons passing through the channel. This Positive gate voltage increases the number of free electrons passing through the channel. This gate voltage, greater is the number of free electrons passing unough the channel is the conducting of the channel. Because of this fact, positive gate operation is Servicement mode

lor, Like IFET

lated from the for involved

CTRONC

efficient a

a content

ncrease in

c leads the

icy Morale

t switches

s than the

risy than a

fabricatea

upies more

PET.

incement-type ancement-type OSFETs is the icussed one by

Substrate

p.t

M

ind

di

It will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion-type MOSFET can conduct even if the lit will be interesting to know that depletion is the lit will be interesting to know that depletion is the lit will be interesting to know the lit will be interested to the It will be interesting to know that depth in the source voltage (V_{GS}) is zero. Because of this, it is commonly known as Normally-ON MOSES source voltage (V_{GS}) is zero. Because of Depletion-Type Moses

16.18. Drain Characteristic of Depletion-Type MOSFET Fig. 16.17 shows the drain characteristic for the N-channel depletion-type MOSPET in the line of the N-channel depletion type MOSPET in the N-channel depletion ty

Fig. 16.17 shows the drain characteristic for both negative and positive values of gale-to-source configuration. These curves are plotted for both negative and positive values of gale-to-source configuration. These curves shown above the curve for $V_{GS} = 0$ have a positive zero where the curve shown above the curve and positive zero where the curve shown above the curve and positive zero where the curve shown above the curve for $V_{GS} = 0$ have a positive zero where the curve shown above the curve and positive zero where the curve shown above shown abo source configuration. These curves are properties of $V_{GS} = 0$ have a positive zero where voltage (V_{GS}) . The curves shown above the curve for $V_{GS} = 0$ have a positive zero where voltage (V_{GS}) . When V_{GS} is zero and negative, the MOSFET or voltage (V_{GS}) . voltage (V_{GS}) . The curves shown above When V_{GS} is zero and negative, the MOSFET opening below it have a negative value of V_{GS} . When V_{GS} is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive, the MOSFET opening to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand, if VGS is zero and positive to the other hand. below it have a negative value of VGS is zero and positive, the MOSFET operation depletion-mode. On the other hand, if VGS is zero and positive, the MOSFET operation depletion-mode. enhancement-mode.




Fig. 16.17. Drain characteristics of N-channel depletion-type MOSFET.

It may be noted that the drain characteristics of depletion-type MOSFET's are similar to be JFET. The only difference is that JFET does not operate for positive values of gate-to-source values (V_{GS}) .

16.19. Transfer Characteristic of Depletion-Type MOSFET

Fig. 16.18 shows the transfer characteristic (also called transconductance curve) for an N-channel depletion-type MOSFET. It may be noted from this curve that the region AB of the characteristic is similar to that of JFET. But here, this curve extends for the positive values of gateto-source voltage (V_{GS}) also. The value I_{DSS} represents the current from drain-to-source with $V_{GS} = 0$. The drain current at any point along the transfer characteristic (i.e., the curve ABC) is given by the relation.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(eff)}} \right)^2$$

It may be noted that even if $V_{GS} = 0$, the device has a drain current equal to I_{DSS} . Due to this fact, it is called normally-ON MOSFET.




Fig. 16.18. Transfer characteristics of N- channel depletion-type MOSFET

D ELECTRONICS

ven if the Patero ON MOSFET

ET in the common s of gate-to-source ero whereas those ET operates in the ET operates in the SP. EFFECT TRANSISTORS

Circuit Symbol for Depletion-Type MOSFET (10. Circuit (b) shows the circuit symbols for the N-channel depletion-type MOSFET. 16.19 (a) and (b) and (c) the channel depletion-type MOSFET.

16.19 (a) and (c) the vertical line (just right to the gate) represents the channel. The drain and the specials are connected to the top and bottom of the channel as shown. The best figures, a trun vertex of the top and bottom of the channel as shown. The arrow, on the substrate, points towards the channel. This indicates that the channel is Nature of the substrate is also taken grant and the channel as shown. The arrow, on the substrate is also taken out. Such MOSFET's have 4 to 10 (a). But in most of the MOSFET's have 4 to 10 (b). But in most of the MOSFET's have 4 to 10 (c). More than the substrate is also taken out. Such MOSFET's have 4-terminals as the fig. 16.19 (a). But in most of the MOSFET's the substrate is internally. SET'S a connection in a sound of the MOSFET's the substrate is internally connected to the Fig. 16.19 (a). But in most of the MOSFET's the substrate is internally connected to the Fig. 16.19 (a) at three terminal device, whose circuit symbol is as shown in Fig. 16.19 (b). This results in a three terminal device, whose circuit symbol is as shown in Fig. 16.19 (b). This result is as snown in Fig. 16.19 (b). $\frac{16.19}{6}$ (c) shows the circuit symbol for a P-channel depletion type MOSFET. It may be noted that of N-channel, except the direction of the arrow. 16.19 (c) shows that of N-channel, except the direction of the arrow on the substrate. Its way from the channel, which indicates that the channel is of P. tropo on the substrate. Its

De Drain De Drain Channel Substrate S S. Source (c) P-channel (b) N-channel (a) N-channel

Fig. 16.19. Circuit symbols for depletion type MOSFET'S

6.21. Enhancement-Type MOSFET

The enhancement-type MOSFET has no depletion mode and it operates only in enhancement and It differs in construction from the depletion-type MOSFET in the sense that it has no physical and Fig. 16.20 (a) shows the basic structure of the N-channel enhancement-type MOSFET. It that the P-type substrate extends the silicon dioxide layer completely.




Fig. 16.20. Enhancement type MOSFET.

The leading beautiful to the normal biasing polarities for the N-channel enhancement-type MOSFET. When the artes to force free electrons from When the gate-to-source voltage is zero, the $V_{\rm DD}$ supply tries to force free electrons from

SFET.

are similar to that of ite-to-source voltage

FET

► Enhancement mode

source voltage GS (V)aracteristics of a ype MOSFET

MID-

above I

and the

HE

de brok

Die H

ermina

i the s

design

Fig

F chang

repecti

exan

Var.

Can-

Solut

Gi

Th

source-to-drain. But the presence of P-region does not permit the electrons to pass through it. Thus there is no drain current for $V_{GS} = 0$. Due to this fact, the enhancement type MOSFET is also valled normally-OFF MOSFET.

Now, if some positive voltage is applied at the gate, it induces a negative charge in the paper substrate just adjacent to the silicon dioxide layer. The induced negative charge is produced by attracting the free electrons from the source. When the gate is positive enough, it can attract a number of fine electrons. This forms a thin layer of electrons, which stretches from source to drain. This effect is equivalent to producing a thin layer of N-type channel in the P-type substrate. This layer of fine electrons is called N-type inversion layer.

The minimum gate-to-source voltage (V_{GS}) , which produces inversion layer, is called threshold voltage and is designated by the symbol $V_{GS(th)}$. When the voltage V_{GS} is less than $V_{GS(th)}$, no current flows from drain to source. However, when the voltage V_{GS} is greater than $V_{GS(th)}$, the inversion layer connects the drain and source and we get significant value of current.

16.22. Drain Characteristics for Enhancement-Type MOSFET

Fig. 16.21 (a) shows the drain characteristics for N-channel enhancement-type MOSFET. It may be noted from this figure, that when the gate-to-source voltage (V_{GS}) is less than threshold voltage. $V_{GS(th)}$, there is no drain current. However, in actual practice, an extremely small value of drain current does flow through the MOSFET. This current flow is due to the presence of thermally generated electrons in the P-type substrate. When the value of V_{GS} is kept above $V_{GS(th)}$, a significant drain current flows.




Fig. 16.21. Characteristics for N-channel enhancement-type MOSFET.

The values of drain current increases with the increase in gate-to-source voltage. It is because of the fact that the width of inversion layer widens for increased values of V_{GS} and therefore allows more number of free electrons to pass through it. The drain current reaches its saturation value above a certain value of drain-to-source voltage (V_{DS}) .

16.23. Transfer Characteristic for Enhancement-Type MOSFET

Fig. 16.21 (b) shows the transfer characteristic for N-channel enhancement type MOSFEL II may be noted from this figure that there is no drain current when the gate-to-source voltage, $V_{GS}=0$ However, if V_{GS} is increased above the threshold voltage, $V_{GS(0h)}$, the drain current increases rapidly as shown in figure. The drain current at any point along the curve is given by the relation.

$$I_D = K \left[V_{GS} - V_{GS(th)} \right]^2$$

CTRONICS

ough it. The is also calci

in the P-type by attraction imber of free This effect is layer of free

lled threshold thy no current iversion layer

11

OSFET. It may shold voltage f drain current ally generated enificant dain

teristic.

It is becaused

ore allows men

value above i

pe MOSFET.

oltage, Va = 1

SFET

ation

SELD-EFFECT TRANSISTORS dec K is a constant, whose value depends on the type of MOSFET. Its value can be determined the data sheet by taking specified value of drain current called I_{DONN} at the given where K is a constant, K is the data sheet of the values in the above equation. Incidently, it may be noted that enhance- $I_{D(ON)}$ at the given value of $I_{D(ON)}$ a and the substituting of the substitution of the substituting of the substitution of the substituting of the substitution of th

16.24. Circuit Symbol for Enhancement-Type MOSFET 16.22 (a) shows the circuit symbol for N-channel enhancement-type MOSFET. In this figure, Fig. 16.22 (a) since $V_{GS} = 0$. The device is also known as "Normally-OFF MOSFET." The device $V_{GS} = 0$. behoven line that the device is also known as "Normally-OFF MOSFET". The drain and source of the broken line. The substrate is in the drain and source the substrate is in the substrate in the substrate in the substrate is in the substrate in t De to this lace, and the top and bottom end of the broken line. The substrate is internally connected as shown. The arrow points in the direction of channel (or increase) The substrate is internally connected above $V_{GS(th)}$: gated when V_{GS} is increased above $V_{GS(th)}$.




Fig. 16.22. Circuit symbols for enhancement-type MOSFET.

Fig. 16.22 (b) shows the circuit symbol for the P-channel enhancement-type MOSFET. This ambol is similar to N-channel except that the arrow points outwards. This indicates that the channel rinvertion layer) created in the substrate is of P-type. In actual practice, the N-channel and schannel enhancement-type MOSFET's are known as NMOS and PMOS field-effect transistors espectively.

Example 16.6.

The data sheet for a certain enhancement-type MOSFET reveals that $I_{D(on)} = 10$ mA at $V_{GS(dt)} = -3 \text{ V. Is this device P-channel or N-channel? Find the value of } I_D$, when 0=-6V

solution.

Given: $I_{D(on)} = 10$ mA; $V_{GS} = -12$ volts and $V_{GS(th)} = -3$ volts.

Since the value of V_{GS} is negative for the enhancement-type MOSFET, this indicated that the ence is P-channel. We know that the drain current,

$$I_{D} = K [V_{GS} - V_{GS(th)}]^{2} \qquad ...(i)$$


$$I_{D(on)} = K [(V_{GS} - V_{GS(th)})]^{2}$$

$$10 = K [-12 - (-3)]^{2} = 81 \text{ K}$$

$$K = 10/81 = 0.12 \text{ mA/V}$$

$$I_{D} = 0.12 [-6 - (-3)]^{2} = 1.08 \text{ mA Ans.}$$

 $I_D = 0.12 [-6 - (-3)]^2 = 1.08 \text{ mA Ans.}$



FIELD-EFFECT TRANSISTORS

25/1

16.28. Daul-gate MOSFETs As a matter of fact, the operation of MOSFETs is limited at high frequencies because of their As a manual capacitance. The cause of this high capacitance can be seen in Fig. 16.24. The




Fig. 16.24.

plate that is used for the gate is a conductor. The silicon dioxide between the gate and the channel in an insulator. The channel itself can be viewed as being a conductor to the silicon dioxide layer. Thus the combination of the three forms a parallel-plate capacitor.

The capacitance offered by this parallel plate capacitor can be reduced by employing a dual gate MOSFET structure. The physical construction and schematic symbols for the dual-gate MOSFET are down in Fig. 16.25.




Fig. 16.25.

The reduced capacitance of the dual-gate MOSFET is the result of the way in which the compotent is used. Normally the component is used in such a way as toact as two series-connected MOSFETs. When the dual gate MOSFET is used as series MOSFETs, the effect is similar to connecting two opacitors in series Recall that the total capacitance in a sries connection is lower than either individual component value. Thus by connecting the two gates in a series configuration, the overall apacitance is reduced. This allows the dual-gate MOSFET to have a better high-frequency response a compared to a normal MOSFET.

16.29. Power MOSFETs

With the advancement of technology, the engineers have produced a wide variety of MOSFETs but are designed specifically for high current, high voltage and high power applications. Some applithons for these components are found in cascode amplifiers, RF amplifier, power MOSFET deriv-The detail of these applications is beyond the scope of this book.

Following are some of the power MOSFETs which are important from the subject point of view. L Vertival MOSFET (VMOS) Both there power MOSFETs are discussed below one by one in the following pages. 2. Lateral Double-Diffused MOSFET(LDMOS)

gate is consend to

ment-ing

-Channel

P-channel for favour in completenzo to N-channel MOSEL or oc electrons, which is P-channel deven at semiconducty, a feet T is more than been

-channel It pen to MOSFET ropes by urrents using Notes higher packing in

e AND, OR NYA ps, country may of look parcel

S devices De de

RELD-EFFECT TRANSISTORS Similarly, drain current when $V_{GS} = -10 \text{ V}$,

$$I_D = 12 \left(1 - \frac{-10}{-20} \right)^2 = 3 \text{ mA}$$

ad drain current when

ba

-5V

$$V_{GS} = -15 \text{ V},$$

$$I_D = 12 \left(1 - \frac{-15}{-20} \right)^2 = 0.75 \text{ mA}$$

The value of V_{GS} and the corresponding valus of In obtained above are shown in Table 16.1.

Table 16.1:

V _{GS} (V)	$I_D(mA)$
-20	0
-15	0.75
-10	3
-5	6.75
-0	12

These points are now plotted and joined together to form a curve shown in Fig. 16.12.




Fig. 16.12.

Example 16.3.

A2N 5486 JFET has values of V_{GS(off)} equal to -2 V to -6 V and I_{DSS} equal to 8 mA to 20 mA. Flot the minimum and maximum transconductance curves for the device.

Solution:

Given: $V_{GS (OFF)} = -2 \text{ V to } -6 \text{ V and } I_{DSS} = 8 \text{ mA to } 20 \text{ mA}.$

First of all, let us find the values of drain currents for the given values of V_{GS} We know that drain current,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2 \dots (i)$$

Substituting the values of $V_{GS} = -0.5$, -1.0 and -1.5 with $V_{GS \text{ (off)}} = -2.0$ V, we get the correpending values of $I_D = 4.5 \text{ mA}$, 2 mA and 0.5 mA. With these values, we have the set of V_{GS} versus by value, shown in Table 16.2

Table 16.2:

Table 16.3:

Forming	Table 16.2:	For maximum transconductance curve			
or minimum	transconductance curve				
$V_{GS}(V)$	$I_D(mA)$	$V_{GS}(V)$	$I_D(mA)$		
- 2.0	0	-6	0		
-15	0.5	-4	2.2		
-1.0	2.0	-2	8.9		
-0.5	4.5	0	20		
0	8				