

The saga

- Epic in duration
 - (like a Bollywood movie!)
- Not yet epic in impact
- What does it take for wide adoption?

5 bluespec

The adoption process

- Technical presentation in front of engineering managers, senior engineers
- If pass, do an "eval"
 - Training: 3 days of lectures and labs
 - Project: 2-6 weeks, with close support
- If pass ... maybe do another eval ... and another eval ...
- If pass, adopt for a small project
- ... the process can take months, years

Getting an audience for initial technical presentations


- Is not (too) hard, because every company is in a "productivity squeeze", and knows they have to do something:
 - Skyrocketing costs for chip development, as Moore's law increases complexity of what's on a chip
 - Time-to-market windows shrinking

7 bluespec


Problem: how to do an "elevator pitch" for productivity improvement?


- Raising the level of abstraction wins "in the large", not on small toy examples
- But how do you demonstrate this during an "elevator pitch"?
 - Need small but convincing examples
 - With lots of explicit verbal reinforcement!

Simple example with concurrency and shared resources




- Process 0: increments register x when cond0
- Process 1: transfers a unit from register x to register y when cond1
- Process 2: decrements register y when cond2
- Each register can only be updated by one process on each clock. Priority: 2 > 1 > 0














Process priority: 2 > 3 > 1 > 0











Butterfly switch: code excerpts

```
interface XBar #(type t);
  interface List#(Put#(t)) input_ports;
  interface List#(Get#(t)) output_ports;
endinterface
```

- The choice of the type (t) of the data deferred to later
- Intuitive high-level structures for the interface:
 - Sub-interfaces (hierarchical)
 - Aggregation (lists, vectors of interfaces)

bluespec bluespec

Butterfly switch: code excerpts

Parameters chosen at compile time:

- Size: logn
- Comb. circuit: destinationOf
- Module: mkMerge2x1
 - Encapsulates flow-control, arbitration, queueing behavior of the 2x1 merge
- Interface, XBar#(t), instead of port lists
- Type (t) of data externally defined

19 bluespec

Butterfly switch: code excerpts

- Arbitrary, powerful "generate" capability (here: conditional, recursion, loop)
- All constructs can be leveraged as parameters, objects or returned from functions (modules, interfaces, rules, ...)

20 bluespec

10

Butterfly switch

Key Implementation Notes:

- Advanced parameterization & extremely powerful "generate"

Parameters: Type of data NxN

- The switch itself: < 60 lines of BSV code
- First working (tested) prototype: < 1 day (including simple testbench)
- Fully synthesizable:
 Synthesized to layout (Magma, TSMC 0.18u, 550 MHz)
 (see also whitepaper for full code)

21 bluespec


Clocks and clock-gating

- Most chips today involve multiple clocks, and use gated clocks to reduce power consumption
- In Bluespec, use types, type-checking, and other static analysis to ensure clock discipline:
 - Circuits only talk to "same-clock" circuits
 - Communication between clock-domains always uses a "safe" intermediary (synchronizing circuit)
 - Clock gating integrated with rule and method conditions
 - [Stoy, Nanavati, Czeck, ...]

bluespec bluespec


Power management

- Power consumption is a major consideration in today's chips, for mobile and machine-room applications
- In Bluespec, we exploit semantics of Rules to automatically insert gating circuits in the HW to eliminate unnecessary switching activity (and therefore reduce power)



Performance: no compromises tolerated

- Generated RTL must match hand-coded RTL in
 - silicon area
 - clock speed
 - power consumption
- Must be better for
 - Debugging, maintainance, reuse, modifiability for timing closure, ...



How much time to let this all sink in?

Types and type-checking (Haskell)

Static elaboration (functional computation)

Rule execution (pure, "untimed")

Clock-scheduled rule execution

- In University, we teach these concepts in semesters/ quarters/ terms/ years
 - And students are motivated (by grades, if nothing else)
- With customers, we have 3 days
 - (only the basics possible)
 - And students may not be motivated at all
 - May be "assigned" by their managers
 - Any available objection, to avoid change

bluespec

27

Objections: minor

- "I don't get it"
- "We don't need types. Hardware only uses bits!"
- "These look like software features; it can't be relevant for hardware"
- "I can mentally translate your examples into VHDL"
- "What's an atomic transaction?"
- "What's an invariant"?
- "I get it, but it's too hard for our engineers" (!)
- Responses:
 - Education, education
 - Internal education, too: all of your technical reps have to be able to engage in a sophisticated technical argument!
 - Slowly, painfully, build public testimonials
 - Fear: "Your competitor gets it!"


Objection: "it can't work"

- "It works for your conveniently chosen examples; it won't work for our applications"
- "In our small eval we completed the design in half the time. But there must be some gotchas we'll encounter in real designs."
- "Yes, my colleagues evaluated it, and liked it; but I don't really trust them"
- Response:

29

- Slowly, painfully, build a huge and diverse portfolio of successful designs, with competitive HW quality
 - Occasionally, much *better* than hand-coded RTL, because higher-level of abstraction suggest much better microarchitectures!

bluespec



15

Objection: "doesn't fit"

- Need to interop with Verilog/VHDL
- Need to fit into an "ecosystem" of testbench and other tools
- Generated RTL needs to be readable!
- Response: Do enormous amount of engineering, write lots of training material, to meet these objections

31 bluespec

Objection: "competing approaches"

- SystemVerilog itself (it's new!)
- SystemC itself (it's new!)
- Assertions (correctness properties in temporal logic)
- "Behavioral Synthesis"
 - Old medicine (vectorization, automatic parallelization) in new bottles, but people are unaware of the history and limitations
 - "It'll succeed any day now"
- Response: education, education
 - Most of these are not "competing" at all, when you understand the details
 - Attend trade shows, get onto panel discussions, write trade press articles, be punchy

bluespec bluespec

16



Objection: "non-standard"

- "It isn't standard"
- Responses:
 - Reuse familiar languages as much as possible!
 - [Bluespec Classic would be a total non-starter!]
 - Remind tradeoff: standards vs. innovation!
 - . Innovations, by definition, don't start life as standards
 - Insist that you're language is not proprietary:
 - Participate in standards bodies (IEEE P1800 SystemVerilog, IEEE P1666 SystemC)
 - Enormous investment of time!
 - Donate your language features to standards ("Tagged Unions and Pattern Matching" in IEEE P1800 SystemVerilog comes from Bluespec)

bluespec bluespec

Objection: "you pipsqueak!"

- "We can't risk our chip on tools from you, a small startup company"
- "This won't help my resumé at all"
- Responses:


35

- Punch back ("Ok, if you're comfortable delaying your productivity improvements by 2 years")
- Risk-mitigation measures (e.g., escrow your tool)
- Look for risk-takers in companies ("early adopters")

bluespec

Using Haskell to implement our tools

- This is a purely internal choice (not visible to customers)
- Hard to recruit people:
 - who know Haskell well, and
 - know chip design reasonably well
- But, enormous productivity!
 - Our engineering team has just 7 developers (+ interns)!
- And, enormous stability and reliability of our products
 - In a field where tools are notoriously flaky!
- Some battles with space leaks, black holes, ... (sometimes seriously affecting capacity of designs that can be handled)





Summary

- It's a long, hard, grind
- Have to educate engineers and managers about how abstraction and rigor will benefit them
- Have to educate in detail about why your tool is different
- No compromise on generated RTL quality
- Today, finally, we have a toe-hold with a small number of influential customers
 - Let's hope it "catches" and grows (before we run out of money!)
 - If it does, it'll be spectacular—it'll revolutionize HW design!

39 bluespec

End

Thank you!

Questions: nikhil@bluespec.com