Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM

Dymin_FPGA_Main.vi



AOM Volts

Max AOM Voltage

Threshold (counts)

Theshold (counts)

Time (#80MHz periods)

Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM

dT (# 80MHz periods)

stop 1

stop 2

stop 3

stop 4

Dymin On?

PIX CLK (bits)



Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM





#TODO:
-define all variables used!
-Check pipelining on this complicated logic stuff! in **#Loop3**
-name index and counts
-Is there any way to use more subvi's? Ask LV peeps?

RescueSTED parameters:
pT=pixel dwell time
dT=decision time
lTh=lower threshold
uTh=upper threshold
rT=readout time

Ideas for adding wait times for laser:
Add extra dummy steps between step 0 and 1 and 1 and 2
At the end of step 0 the laser power is changed to what is needed for step 1
step 0.5 starts with counts at the dummy threshold (chose something and set it in the calculate times vi)
after end of step 0.5 laser power should be ready, then start step 1 at counts of 0 again
then it runs like a normal step, adding counts as detected, but when the time is up it does the same thing as above
Final wait is just an extra amount of time on the pixel dwell time.



Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM























Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM



Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM



Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM







Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM





Dymin_FPGA_Main.vi
Q:\GitHub\DyminSTED4all\LabviewCode\Dymin_FPGA_Main.vi
Last modified on 7/24/2023 at 12:39 PM
Printed on 12/8/2023 at 12:25 PM