

Step before step with
tn=0 is the last Dymin
Step, threshold is
ignored on last step,
just count APD counts
in selected time
These times are in
units of the 80 MHz
clock cycle for the
SCTLs
16=200ns
32=400ns

Reminder:These "Volts" are
actually in bits. Use the
RT_Main vi to run this code by
inputting actual Volts. Floats
aren't possible in an FPGA
program.

AOM Volts

0

0
82
164
246

nominal 12 bit ADC volts
.1=82
.2=164
.3=246

Threshold (counts)

0

0
0
0
0
0
0
0
0

Time (#80MHz periods)

0

32
32
32
32
0
0
0
0

16=200ns
32=400ns

PIX CLK (bits)

0

Dymin On?



stop 1



stop 2



stop 3



stop 4

