


Shift Registers

- * Shift registers are capable of moving or shifting the data stored in their flip flops in either direction.
- * Shift registers use D flip-flops in cascade.

I Serial in serial out shift register




* 3bit SISO shift register.

- * 3 F/F are cascaded, clock pulse applied to all F/Fs simultaneously.
- * at each clock phase serial i/p data enters in FF₀ (First D F/F), i/p data shift to o/p by all F/Fs
- * at every clock pulse o/p of each of F/F shift to next stage and, output taken serially from FF₂. (Q₂).


serial i/p .	Serial i/p Q ₀ Q ₁ Q ₂	o/p .	CP	serial Output Q ₂ .
1	1 0 0		1	0
1	1 1 0		2	0
1	1 1 1		3	1
0	0 1 1		4	1
0	0 0 1		5	1
0	0 0 0		6	0

Serial i/p Parallel out put shift register



- * 3 D F/F's are cascaded. to forms 3 bit SIPO shift register
- * serial i/p gives to FF₀.
- * Out puts are taken parallel from Q₀, Q₁, Q₂
- * at every clock pulse data entered from serial i/p to FF₀ and shift to FF₁ & FF₂ consecutively.

serial i/p.	clock pulse.	D/p.s
1	D	Q ₀ Q ₁ Q ₂
1	1	0 0 0
0	2	1 0 0
1	3	0 1 0
1	4	1 0 1
		1 1 0



Counters


- * Counter is a cascade of F/F configured to output a specific sequence on application of a clock.
- * Each output of the sequence is depends on the contents of a F/F called a state of the counter.
- * Out put of a counter is binary sequence.
- * A cascade of F/Fs can be used to configure a counter upto Modulus of 2^n .

Two types of counters

- 1) Synchronous Counter
- 2) Asynchronous counter. (Ripple counter)


Asynchronous Counter. (Ripple counter)

Modulo 8 or Modulus 8 counter.



- * Modulo 8 counter uses 3 flip flops in cascade.
- * Its 3 bit binary counter produce output from 000 to 111 in sequence.
- * All T inputs are connected to high for enabling toggle condition.
- * O/p is taken from Q₀, Q₁, & Q₂ terminals.
- * Counter enabled by T=1, out put of each flip flop toggles for every transition of its clock i/p (0-to-1 change).

- * \bar{Q} of every flip flop connected to clock i/p of the next stage.




- * FF_0 toggles at every positive edge of every clock i/p.
- * \bar{Q}_0 is connected to CP of FF_1 , so falling edge of Q_0 toggles Q_1 .
- * \bar{Q}_1 is connected to CP of FF_2 , falling edge of Q_1 toggles Q_2 .
- * Out put is taken from Q_0 , Q_1 & Q_2 so it starts with 000 from first clock pulse and continues up to 111 consecutively by following clock pulses.
- * Once count reaches to 111 next clock pulse makes all out put to 000.

Synchronous Binary Counter

- * clock pulses are connected together & applied simultaneously to all flip flops in cascade.
- * It reduces the effect of Propagation delay.
- * Propagation delay is not cumulative like in Ripple counter but delay is equal to delay of 1 f/f and connecting gates.

Modulo 8 synchronous counter



FF0 toggles from 0 to 1,

If count Enable line is 1, AND₁ gate o/p plate a 1 at T i/p of FF₁, and

- * First clock pulse makes Q₀ toggles and AND₁ o/p goes 1.
- * second flip flop toggles at second clock pulse, AND₂ goes 1
- * Third flip flop toggles at third clock pulse. and next clock pulse automatically Q o/p's resets.
- * This counter produces o/p sequences from 000 to 111
- * synchronous counter has minimum propagation delay.

