


Shift Registers

- * shift registers are capable of moving or shifting the data stored in their flip flops in either direction.
- * shift registers use D f/f's in cascade.


I serial in serial out shift register



- * 3bit SISO shift register.
- * 3 f/f are cascaded; clock pulse applied to all f/f's simultaneously.
- * at each clock pulse serial i/p data enters in FF₀ (First D f/f), i/p data shift to o/p by all FF's.
- * at every clock pulse o/p of each f/f shift to next stage and, out put taken serially from FF₂ (Q₂).


serial i/p.	Q ₀ Q ₁ Q ₂	CP	serial Output Q ₂ .
1	1 0 0	1	0
1	1 1 0	2	0
1	1 1 1	3	1
0	0 1 1	4	1
0	0 0 1	5	1
0	0 0 0	6	0

Serial i/p Parallel out put shift register



- * 3 D F/F's are cascaded to form 3 bit SIPO shift register
- * Serial i/p gives to FF₀.
- * Out puts are taken parallel from Q₀ Q₁ Q₂
- * at every clock pulse data entered from serial i/p to FF₀ and shift to FF₁ & FF₂ consecutively.

serial i/p.	clock pulse.	o/p.s Q ₀ Q ₁ Q ₂		
1	0	0	0	0
1	1	1	0	0
0	2	0	1	0
1	3	1	0	1
1	4	1	1	0




Counters

- * Counter is a cascade of f/f configured to output a specific sequence on applications of a clock.
 - * Each output of the sequence is depends on the contents of a F/F called a state of the counter.
 - * output of a counter is binary sequence.
 - * A cascade of F/Fs can be used to configure a counter upto Modulus of 2^n .
- Two types of counters

- 1) Synchronous Counter
- 2) Asynchronous counter. (Ripple counter)


Asynchronous Counter. (Ripple counter)

Modulo 8 or Modulus 8 counter.



- * Modulo 8 counter uses 3 Flip flops in cascade.
- * Its 3 bit binary counter produce output from 000 to 111 in sequence.
- * All T i/p's are connected to high for enabling toggle condition
- * O/p is taken from Q₀, Q₁ & Q₂ terminals.
- * counter enabled by T=1, output of each flip flop toggles for every transition of its clock i/p (0 to 1 change)

- * \bar{Q} of every Flip Flop connected to clock i/p of the next stage.




- * FF₀ toggles at every positive edge of every clock i/p.
- * \bar{Q}_0 is connected to ^{CP of} FF₁, so falling edge of \bar{Q}_0 toggles Q₁.
- * \bar{Q}_1 is connected to CP of FF₂, falling edge of Q₁ toggles Q₂.
- * out put is taken from Q₀, Q₁ & Q₂ so it starts with 000 from first clock pulse and continues up to 111 consecutively by following clock pulses.
- * Once count reaches to 111 next clock pulse makes all out put to 000.

Synchronous Binary Counter

- * clock pulses are connected together & applied simultaneously to all Flip Flops in cascade.
- * It reduces the effect of Propagation delay.
- * Propagation delay is not cumulative like in Ripple counter but delay is equal to delay of 1 f/f and connecting gates.

Modulo 8 Synchronous Counter

Count Enable.



- * If Count Enable line is 1, AND gate output plate a 1 at T i/p of FF₀, and FF₀ toggles from 0 to 1.
- * First clock pulse makes Q₀ toggles and AND₁ o/p goes 1.
- * Second flip flop toggles at second clock pulse, AND₂ goes 1.
- * Third flip flop toggles at Third clock pulse. and next clock pulse automatically Q o/p's reset.
- * This counter produces o/p sequences from 000 to 111
- * Synchronous counter has minimum propagation delay.

