

一. 参数化译码器

1. 模块功能代码:

```
1 //参数化译码器（位数可指定）
2 module Decoder_Para(
3     //input
4     clk,
5     clr_n,
6     in,
7     //output
8     out
9 );
10
11 parameter n, m = 1 << n;
12 input clk;
13 input clr_n;
14 input [n-1:0] in;
15
16 output reg [m-1:0] out;
17
18 always @(posedge clk) //同步清零
19 begin
20     if(clr_n == 1) out <= 1 << in;
21     // out <= 2**in;
22     else out <= 0;
23 end
24
25 endmodule
```

2. 模块测试代码：由于译码器的参数可指定，则测试模块选择 3-8 线和 4-16 线两种进行测试，通过参数重载调用模块。

```
1 //Decoder_Para testbench
2 `timescale 1ns/1ns
3 module Decoder_Para_tb;
4     reg clk;
5     reg clr_n;
6
7     //3线-8线译码器测试
8     reg [2:0] in3;
9     wire [7:0] out8;
10
11     //4线-16线译码器测试
12     reg [3:0] in4;
13     wire [15:0] out16;
14
15     Decoder_Para #(3)
16     Decoder_Para_test0(
17         //input
18         .clk(clk),
19         .clr_n(clr_n),
20         .in(in3),
21         //output
22         .out(out8)
23     );
24
25     Decoder_Para #(4)
26     Decoder_Para_test1(
27         //input
28         .clk(clk),
29         .clr_n(clr_n),
30         .in(in4),
31         //output
32         .out(out16)
33     );
34
35     always #5 clk = ~clk;
```


```

37 initial begin
38     clr_n = 1; in3 = 0; in4 = 0; clk = 1;
39     #10 clr_n = 1; in3 = 3'd1; in4 = 4'd1;
40     #10 clr_n = 1; in3 = 3'd2; in4 = 4'd2;
41     #10 clr_n = 1; in3 = 3'd3; in4 = 4'd3;
42     #10 clr_n = 1; in3 = 3'd4; in4 = 4'd4;
43     #10 clr_n = 1; in3 = 3'd5; in4 = 4'd5;
44     #10 clr_n = 1; in3 = 3'd6; in4 = 4'd6;
45     #10 clr_n = 0; in3 = 3'd6; in4 = 4'd6;
46     #10 clr_n = 1; in3 = 3'd7; in4 = 4'd7;
47     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd8;
48     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd9;
49     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd10;
50     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd11;
51     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd12;
52     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd13;
53     #10 clr_n = 1; in3 = 3'd0; in4 = 4'd14;
54     #10 clr_n = 1; in3 = 3'd6; in4 = 4'd15;
55     #10 $finish;
56 end
57
58 initial begin
59     $monitor(" in3 = %d, out8 = %b; in4 = %d, out16 = %b ", in3, out8, in4, out16);
60     $dumpfile("Decoder_Para.vcd");
61     $dumpvars;
62 end
63
64 endmodule

```

当 clr_n 为低电平时，在时钟上升沿两个译码器都被清零。

3. ModelSim 仿真结果及分析:



由测试用例可以看出，分别采用了列举全部情况的方式输入测试激励，由波形可知结果正确。

二. 参数化（优先）编码器

1. 模块功能代码: 值得注意的是，优先编码器采用了 break 语句退出 for 循环，则只能将文件保存为 systemverilog 格式 (.sv)，否则用 ModelSim 仿真时的加载会产生以下错误。

```

# Loading work.Encoder_Para
# ** Error: (vsim-3043) H:/study_master/Digital_Integrated_Circuit_Design/homework/hw4/Encoder_Para/Encoder_Para.v(25): Unresolved reference to 'break'.
# Time: 0 ns Iteration: 0 Instance: /Encoder_Para_tb/Encoder_Para_test0 File: H:/study_master/Digital_Integrated_Circuit_Design/homework/hw4/Encoder_Para/Encoder_Para.v
# ** Error: (vsim-3043) H:/study_master/Digital_Integrated_Circuit_Design/homework/hw4/Encoder_Para/Encoder_Para.v(25): Unresolved reference to 'break'.
# Time: 0 ns Iteration: 0 Instance: /Encoder_Para_tb/Encoder_Para_test1 File: H:/study_master/Digital_Integrated_Circuit_Design/homework/hw4/Encoder_Para/Encoder_Para.v
# Error loading design

```

修改文件格式后，加载成功，且出现了一行关于 systemverilog 的说明。

```

# Refreshing H:/study_master/Digital_Integrated_Circuit_Design/homework/hw4/Encoder_Para/work.Encoder_Para_tb
# Loading sv_std.std
# Loading work.Encoder_Para_tb
# Refreshing H:/study_master/Digital_Integrated_Circuit_Design/homework/hw4/Encoder_Para/work.Encoder_Para
# Loading work.Encoder_Para

```

```

1 //参数化优先编码器（可指定位数）
2 module Encoder_Para(
3     //input
4     clk,
5     clr_n,
6     in,
7     //output
8     out
9 );
10 parameter n, m = 1 << n;
11 input clk;
12 input clr_n;
13 input [m-1:0] in;
14
15 output reg [n-1:0] out;
16
17 integer i;
18 always @(posedge clk)
19 begin
20     if(clr_n == 0) out <= 0; //同步清零
21     else
22     begin
23         for(i = m-1; i > 0; i = i - 1)
24         begin: u
25             if(in[i] == 1) begin out <= i; break; end
26             //break在systemverilog中才有，因此文件要保存成.sv
27             else out <= 0;
28         end
29     end
30 end
31
32 endmodule

```


2. 模块测试代码：由于编码器的参数可指定，则测试模块选择 8-3 线和 16-4 线两种进行测试，通过参数重载调用模块。


```

1 //Encoder_Para testbench
2 `timescale 1ns/1ns
3 module Encoder_Para_tb;
4     reg clk;
5     reg clr_n;
6
7     //8线-3线编码器
8     reg [7:0] in8;
9     wire [2:0] out3;
10
11     //16线-4线编码器
12     reg [15:0] in16;
13     wire [3:0] out4;
14
15     Encoder_Para #(3)
16 Encoder_Para_test0(
17     //input
18     .clk(clk),
19     .clr_n(clr_n),
20     .in(in8),
21     //output
22     .out(out3)
23 );
24
25     Encoder_Para #(4)
26 Encoder_Para_test1(
27     //input
28     .clk(clk),
29     .clr_n(clr_n),
30     .in(in16),
31     //output
32     .out(out4)
33 );
34
35 always #5 clk = ~clk;
36
37 initial begin
38     clr_n = 1; in8 = 8'h00; in16 = 16'h0000; clk = 1;
39 #10 clr_n = 1; in8 = 8'h01; in16 = 16'h0001;
40 #10 clr_n = 1; in8 = 8'h02; in16 = 16'h0002;
41 #10 clr_n = 1; in8 = 8'h03; in16 = 16'h0003;
42 #10 clr_n = 1; in8 = 8'h04; in16 = 16'h0004;
43 #10 clr_n = 1; in8 = 8'h06; in16 = 16'h0007;
44 #10 clr_n = 1; in8 = 8'h08; in16 = 16'h0008;
45 #10 clr_n = 1; in8 = 8'h10; in16 = 16'h0009;
46 #10 clr_n = 0; in8 = 8'h10; in16 = 16'h0009;
47 #10 clr_n = 1; in8 = 8'h21; in16 = 16'h0010;
48 #10 clr_n = 1; in8 = 8'h42; in16 = 16'h002F;
49 #10 clr_n = 1; in8 = 8'h8F; in16 = 16'h003E;
50 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h0048;
51 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h0088;
52 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h0105;
53 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h02FF;
54 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h04CD;
55 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h08DE;
56 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h1FFF;
57 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h2020;
58 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h40A0;
59 #10 clr_n = 1; in8 = 8'h00; in16 = 16'h900F;
60 #10 $finish;
61 end
62
63 endmodule

```

3. ModelSim 仿真结果及分析：



测试用例由列举法列出了产生所有输出的结果，由波形图可以看出，功能设计正确。

三. 格雷码计数器

1. 模块功能代码：利用状态转换的方法实现。

```

2 module Counter_Gray(
3     //input
4     clk,
5     clr_n,
6     //output
7     gray_cnt
8 );
9
10 input clk;
11 input clr_n;
12 output reg [3:0] gray_cnt;
13 reg [3:0] cnt;
14
15 initial gray_cnt = 4'b0;
16
17 always @(posedge clk)
18 begin
19     if(clr_n == 0) gray_cnt = 0;
20     else
21     begin
22         case(gray_cnt)
23             4'b0000: gray_cnt = 4'b0001;
24             4'b0001: gray_cnt = 4'b0011;
25             4'b0011: gray_cnt = 4'b0010;
26             4'b0010: gray_cnt = 4'b0110;
27             4'b0110: gray_cnt = 4'b0111;
28             4'b0111: gray_cnt = 4'b0101;
29             4'b0101: gray_cnt = 4'b0100;
30             4'b0100: gray_cnt = 4'b1100;
31             4'b1100: gray_cnt = 4'b1101;
32             4'b1101: gray_cnt = 4'b1111;
33             4'b1111: gray_cnt = 4'b1110;
34             4'b1110: gray_cnt = 4'b1010;
35             4'b1010: gray_cnt = 4'b1011;
36             4'b1011: gray_cnt = 4'b1001;
37             4'b1001: gray_cnt = 4'b0000;
38         endcase
39     end
40 end
41 endmodule

```


2. 模块测试代码:

```

1 //Counter_Gray testbench
2 `timescale 1ns/1ns
3 module Counter_Gray_tb;
4     reg clk;
5     reg clr_n;
6     wire [3:0] gray_cnt;
7
8     Counter_Gray Counter_Gray_test(
9         //input
10         .clk(clk),
11         .clr_n(clr_n),
12         //output
13         .gray_cnt(gray_cnt)
14     );
15
16     always #5 clk = ~clk;
17
18     initial begin
19         clr_n = 1; clk = 1;
20         #51 clr_n = 0;
21         #10 clr_n = 1;
22         #230 $finish;
23     end
24
25 endmodule

```

3. ModelSim 仿真结果及分析：



由仿真结果可以看出，四位格雷码计数器设计正确，当 clr_n 为低电平时，在时钟上升沿清零。