
一. 序列检测电路: 111(可重叠检测,需要在时钟上升沿探测到信号才算)

1. 设计思路:



2. 功能模块代码:

```
//序列检测电路: 111 (可重叠检测, 但要在时钟上升沿探测到信号)
   □module Seq Detec 111(
 3
         //input
 4
            clk,
                  //同步复位
 5
            rst,
 6
            X,
 7
         //output
 8
            out,
 9
            state
10
        );
11
        input clk;
12
13
        input rst;
14
        input x;
15
        output reg out;
16
17
        output [1:0] state;
18
19
        parameter S = 0, S1 = 1, S11 = 2, S111 = 3; //4个状态编码
20
21
        reg [1:0] current sate;
22
        reg [1:0] next state;
23
24
        always @(posedge clk) //同步复位
25
        begin
            if(rst) current sate = S;
26
27
            else current sate = next state;
28
        end
```


```
always @ (posedge clk) //只在时钟上升沿探测信号
30
31 ⊟
        begin
32 白
            case (current sate)
33
                S:
                      if(x) begin next state = S1; out = 0; end
34
                      else begin next state = S; out = 0; end
35
                      if(x) begin next state = S11; out = 0; end
                S1:
36
                      else begin next state = S;
                                                  out = 0; end
37
                      if(x) begin next state = S111; out = 0; end
                S11:
38
                      else begin next state = S; out = 0; end
                S111: if(x) begin next state = S111; out = 1; end
39
40
                      else begin next state = S; out = 1; end
41
            endcase
42
        end
43
44
        assign state = current sate;
45
46
    endmodule
```

3. 测试模块代码:

```
□//序列检测电路111测试程序(可重叠)
     └//检测内容: 0110 1110 1011 1011 1011 1101 0010
 3
      `timescale lns/lns
 4
     module Seq Detec 111 tb;
 5
          reg clk;
 6
          reg rst;
 7
          reg x;
 8
 9
          wire [1:0] state;
10
          wire out;
11
12 ⊟
          Seq Detec 111 Seq Detec 111 test(
13
              //input
              .clk(clk),
14
15
              .rst(rst), //同步复位
16
               . x (x),
17
              //output
18
               .out (out) ,
19
               .state (state)
20
          );
21
22
          always #5 clk = ~clk;
23
          initial begin
24 ⊟
25
              rst = 1; x = 0; clk = 0;
26
          \#6 rst = 0; x = 1;
27
          #5 rst = 0; x = 1;
28
          #10 \text{ rst} = 0; x = 0;
29
          #10 \text{ rst} = 0; x = 1;
30
          #10 \text{ rst} = 0; x = 1;
          #10 \text{ rst} = 0; x = 1;
31
32
          #10 \text{ rst} = 0; x = 0;
          #10 \text{ rst} = 0; x = 1;
33
34
          #10 \text{ rst} = 0; x = 0;
```


```
#10 \text{ rst} = 0; x = 1;
36
            #10 \text{ rst} = 0; x = 1;
37
            #10 \text{ rst} = 1; x = 1;
38
            #10 \text{ rst} = 0; x = 0;
39
            #10 \text{ rst} = 0; x = 1;
40
            #10 \text{ rst} = 0; x = 1;
            #10 \text{ rst} = 0; x = 1;
41
42
            #10 \text{ rst} = 0; x = 0;
43
            #10 \text{ rst} = 0; x = 1;
44
            #10 \text{ rst} = 0; x = 1;
45
            #10 \text{ rst} = 0; x = 1;
46
            #10 \text{ rst} = 0; x = 1;
47
            #10 \text{ rst} = 0; x = 0;
48
            #10 \text{ rst} = 0; x = 1;
49
            #10 \text{ rst} = 0; x = 0;
50
            #10 \text{ rst} = 0; x = 0;
51
            #10 \text{ rst} = 0; x = 1;
52
            #10 \text{ rst} = 0; x = 0;
53
            #10 $finish;
54
            end
55
56
            initial begin
               $monitor($time,," out = %d ", out);
57
58
               $dumpfile("Seq Detec 111.vcd");
59
               $dumpvars;
60
            end
61
62
      endmodule
```

4. ModelSim 仿真结果及分析:



二. 序列检测电路: 01110 (不重叠检测)

1. 设计思路:



2. 功能模块代码: 二段式状态机, 6个状态

```
日//序列检测电路(不重叠检测)
「//检测内容: 01110
   module Seq_Detec(
         //Input
5
             clk,
6
             clr,
             A,
8
             В,
9
         //Output
10
             Z,
             state
         parameter S = 0, S0 = 1, S01 = 2, S011 = 3, S0111 = 4, S1 = 5;//状态机的6个状态编码,S1为输出为1的状态
14
         input clk;
         input clr; //低电平有效的异步复位信号
16
17
         input
               A;
18
         input
19
20
21
         output reg Z;
output [2:0] state;
22
23
         reg [2:0] current_state;
24
         reg [2:0]
                     next state;
         reg flag; //状态指示
26
27
28
         //二段式状态机描述
         always @(posedge clk or negedge clr) //异步复位
29
         begin
30
             if(!clr) current_state = S;
31
             else
                     current_state = next_state;
```

```
always @(*)
                       case (current_state)
                                                                                                                         Z = 0; flag = 0; end

Z = 0; flag = 0; end
                                           if (A==0&6B==0) begin next_state = S0;
else if(A==1&6B==0) begin next_state = S0;
else if(A==0&6B==1) begin next_state = S01;
                                                                                                                       Z = 0; flag = 0; end
39
40
41
42
43
44
45
                                           else
                                                                              begin next state = S;
                                                                                                                          Z = 0; flag = 0; end
                                                                             begin next_state = S0;     Z = 0||flag; flag = 0; end
begin next_state = S;     Z = 0||flag; flag = 0; end
begin next_state = S01;     Z = 0||flag; flag = 0; end
begin next_state = S011;     Z = 0||flag; flag = 0; end
                              S0:
                                           if (A==0&&B==0) begin next_state = S0;
else if(A==1&&B==0) begin next_state = S;
                                           else if (A==0 &&B==1)
                                           else
                                           if (A==0&&B==0) begin next_state = S0;
else if(A==1&&B==0) begin next_state = S0;
                              S01:
                                                                                                                         Z = 0; flag = 0; end
                                                                                                                        Z = 0; flag = 0; end

Z = 0; flag = 0; end
                                                                             begin next state = S;    Z = 0; flag = 0;
begin next_state = S0111; Z = 0; flag = 0;
                                           else if (A==0&&B==1)
                                           if (A==0&6B==0) begin next_state = S0;
else if(A==1&6B==0) begin next_state = S1;
else if(A==0&6B==1) begin next_state = S01.
                              S011:
                                                                                                                          Z = 0; flag = 0; end
                                                                                                                        Z = 0; flag = 0; end //回到s是因为相邻数据位不重叠(不进行重叠检测)
Z = 0; flag = 0; end
                                                                             begin next_state = S1;
begin next_state = S01;
                                           else
                                                                              begin next_state = S;
                                                                                                                          Z = 0; flag = 0; end
                                           if (A==0&6B==0) begin next_state = S1;
else if(A==1&6B==0) begin next_state = S0;
else if(A==0&6B==1) begin next_state = S1;
                              S0111:
                                                                                                                         Z = 0; flag = 0; end
                                                                                                                         Z = 0; flag = 0; end
                                           else
                                                                              begin next_state = S;
                                                                                                                         Z = 0; flag = 0; end
                                           if (A==0&&B==0)
else if(A==1&&B==0)
else if(A==0&&B==1)
                              s1:
                                                                              begin next_state = S0;
                                                                                                                         Z = 1; flag = 0; end
                                                                             begin next_state = S0; Z = 1; flag = 0; end
begin next_state = S01; Z = 1; flag = 0; end
                                                                              begin next state = S;
                                                                                                                         Z = 1; flag = 0; end
                                           else
                end
                assign state = current state;
         endmodule
```

2. 测试模块代码:

输入序列 1101001110111011100011100100,有三个不重叠的 01110,中间的一个 01110 中有 clr 信号产生。

```
□//序列检测电路测试程序(不重叠检测)
    -//检测内容: 110100111011011100011100100
 3
     `timescale lns/lns
 4
     module Seq Detec tb;
 5
         reg clk;
         reg clr; //低电平有效
 6
 7
8
         reg A;
9
         reg B;
10
11
         wire Z;
12
         wire [2:0] state;
13
14
         Seq Detec Seq Detec test (
15
         //Input
             .clk(clk),
16
17
             .clr(clr),
18
             .A(A),
19
             .B(B),
         //Output
20
21
             .Z(Z),
22
             .state(state)
23
         );
24
25
         always #5 clk = ~clk;
```

```
27
          initial begin
              A = 1; B = 1; clr = 0; clk = 0;
28
29
               A = 0; B = 1; clr = 1;
30
          #10
              A = 0; B = 0; clr = 1;
31
              A = 1; B = 1; clr = 1;
          #10
              A = 1; B = 0; clr = 1;
32
          #10
33
          #10
              A = 1; B = 1; clr = 1;
34
          #10
              A = 0; B = 1; clr = 1;
35
          #10
              A = 1; B = 1; clr = 1;
36
              A = 1; B = 1; clr = 0;
          #10
37
              A = 0; B = 0; clr = 1;
          #10
              A = 0; B = 1; clr = 1;
          #10
39
          #10
              A = 1; B = 1; clr = 1;
40
          #10
              A = 0; B = 0; clr = 1;
              A = 1; B = 0; clr = 1;
41
          #10
42
          #10 $finish;
43
          end
44
45
          initial begin
46
              smonitor(stime,,"Z = %d", Z);
47
              $dumpfile("Seq Detec.vcd");
48
              $dumpvars;
49
          end
50
51
     endmodule
```

4. ModelSim 仿真结果及分析:

