

# 1.1 四位超前进位加法器（CLA）


## 1. 功能模块代码：

```
1 //4位超前进位加法器
2 module CLA_4bits(
3     //input
4     cin,
5     a,
6     b,
7     //output
8     s,
9     cout
10 );
11
12 parameter N = 4;
13
14 input cin;
15 input [N-1:0] a;
16 input [N-1:0] b;
17
18 output cout;
19 output [N-1:0] s;
20
21 wire [N-1:0] p;
22 wire [N-1:0] g;
23 wire [N:0] co;
24
25 assign g = a & b;
26 assign p = a ^ b;
27
28
29 begin assign co[0] = cin; end
30 begin assign co[1] = ( co[0] && p[0] ) || g[0]; end
31 begin assign co[2] = ( co[0] && p[0] && p[1] ) || ( p[1] && g[0] ) || g[1]; end
32 begin assign co[3] = ( co[0] && p[0] && p[1] && p[2] ) || ( p[2] && p[1] && g[0] ) || ( p[2] && g[1] ) || g[2]; end
33 begin assign co[4] = ( co[0] && p[0] && p[1] && p[2] && p[3] ) || ( p[3] && p[2] && p[1] && g[0] ) || ( p[3] && p[2] && g[1] ) || ( p[3] && g[2] ) || g[3]; end
34 begin assign cout = co[4]; end
35
36 begin assign s[0] = co[0] ^ p[0]; end
37 begin assign s[1] = co[1] ^ p[1]; end
38 begin assign s[2] = co[2] ^ p[2]; end
39 begin assign s[3] = co[3] ^ p[3]; end
40
41 endmodule
```

## 2. 测试模块代码：

```
1 //CLA_4bits_testbench
2 `timescale 1ns/1ns
3 module CLA_4bits_tb;
4
5     reg [3:0] a;
6     reg [3:0] b;
7     reg cin;
8
9     wire [3:0] sum;
10    wire cout;
11
12    CLA_4bits CLA_4bits_test(
13        .a(a) ,
14        .b(b) ,
15        .cin(cin) ,
16        .cout(cout) ,
17        .s(sum)
18    );
19
20    initial begin
21        a = 4'd0; b = 4'd0; cin = 1'd0;
22        #10 a = 4'd1; b = 4'd2; cin = 1'd1;
23        #10 a = 4'd5; b = 4'd10; cin = 1'd1;
24        #10 a = 4'd15; b = 4'd0; cin = 1'd0;
25        #10 a = 4'd15; b = 4'd0; cin = 1'd1;
26        #10 a = 4'd15; b = 4'd15; cin = 1'd0;
27        #10 a = 4'd0; b = 4'd15; cin = 1'd0;
28        #10 a = 4'd0; b = 4'd15; cin = 1'd1;
29        #10 a = 4'd15; b = 4'd15; cin = 1'd1;
30        #10 $finish;
31    end
32
33    initial begin
34        $monitor("%d+%d+%d: %b %b", a, b, cin, cout, sum);
35        $dumpfile("CLA_4bits.vcd");
36        $dumpvars;
37    end
38
39 endmodule
```

## 3. ModelSim 仿真结果及分析：



```

VSIM 3> run -all
# 0+ 0+0: 0 0000
# 1+ 2+1: 0 0100
# 5+10+1: 1 0000
# 15+ 0+0: 0 1111
# 15+ 0+1: 1 0000
# 15+15+0: 1 1110
# 0+15+0: 0 1111
# 0+15+1: 1 0000
# 15+15+1: 1 1111
# ** Note: $finish      : H:/study_master/Digital Integrated Circuit Design/homework/ALU/ADDER/CLA_4bits/src/CLA_4bits_tb.v(30)
# Time: 90 ns Iteration: 0 Instance: /CLA_4bits tb

```

由输出波形和输出文本分析可知，四位超前进位加法器设计正确。

## 1.2 32 位加法器

### 1. 功能模块代码：

```


1 //32位加法器，4位一组，组内使用超前进位，组间使用行波进位
2 module Adder_32bits(
3     //input
4     a_in,
5     b_in,
6     c_in,
7     //output
8     sum_o,
9     c_o
10 );
11
12 input [31:0] a_in;
13 input [31:0] b_in;
14 input        c_in;
15
16 output [31:0] sum_o;
17 output        c_o;
18
19 wire [7:0] cout;
20
21 CLA_4bits #(4) adder0(
22     .a (a_in[3:0]),
23     .b (b_in[3:0]),
24     .cin (c_in),
25     .s (sum_o[3:0]),
26     .cout(cout[0])
27 );
28 CLA_4bits #(4) adder1(
29     .a (a_in[7:4]),
30     .b (b_in[7:4]),
31     .cin (cout[0]),
32     .s (sum_o[7:4]),
33     .cout(cout[1])
34 );
35 CLA_4bits #(4) adder2(
36     .a (a_in[11:8]),
37     .b (b_in[11:8]),
38     .cin (cout[1]),
39     .s (sum_o[11:8]),
40     .cout(cout[2])
41 );
42 CLA_4bits #(4) adder3(
43     .a (a_in[15:12]),
44     .b (b_in[15:12]),
45     .cin (cout[2]),
46     .s (sum_o[15:12]),
47     .cout(cout[3])
48 );
49 CLA_4bits #(4) adder4(
50     .a (a_in[19:16]),
51     .b (b_in[19:16]),
52     .cin (cout[3]),
53     .s (sum_o[19:16]),
54     .cout(cout[4])
55 );
56 CLA_4bits #(4) adder5(
57     .a (a_in[23:20]),
58     .b (b_in[23:20]),
59     .cin (cout[4]),
60     .s (sum_o[23:20]),
61     .cout(cout[5])
62 );
63 CLA_4bits #(4) adder6(
64     .a (a_in[27:24]),
65     .b (b_in[27:24]),
66     .cin (cout[5]),
67     .s (sum_o[27:24]),
68     .cout(cout[6])
69 );
70 CLA_4bits #(4) adder7(
71     .a (a_in[31:28]),
72     .b (b_in[31:28]),
73     .cin (cout[6]),
74     .s (sum_o[31:28]),
75     .cout(cout[7])
76 );
77
78 assign c_o = cout[7];
79
80 endmodule

```

2. 测试模块代码:

```
1 //Adder_32bits_testbench
2 `timescale 1ns/1ns
3 module Adder_32bits_tb;
4     reg [31:0] a;
5     reg [31:0] b;
6     reg cin;
7
8     wire [31:0] sum;
9     wire cout;
10
11     Adder_32bits Adder_32bits_test(
12         .a_in (a),
13         .b_in (b),
14         .c_in (cin),
15         .sum_o(sum),
16         .c_o (cout)
17     );
18
19     initial begin
20         a = 32'd0;      b = 32'd0;      cin = 0;
21         #10 a = 32'h57b451c7; b = 32'h9712093b; cin = 0;
22         #10 a = 32'ha0000575; b = 32'h00004ab4; cin = 0;
23         #10 a = 32'h4bbc3b1e; b = 32'h5aa64395; cin = 0;
24         #10 a = 32'h0145b475; b = 32'h67845c86; cin = 1;
25         #10 a = 32'hf00041c7; b = 32'h9677693b; cin = 1;
26         #10 a = 32'h451bcd75; b = 32'h30981ab4; cin = 1;
27         #10 a = 32'h00002b1e; b = 32'hd3950000; cin = 1;
28         #10 a = 32'h0;      b = 32'h0;      cin = 0;
29         #10 a = 32'hfffffff0; b = 32'hf;      cin = 1;
30         #10 $finish;
31     end
32
33     initial begin
34         $monitor("%d + %d + %d: %d %d", a, b, cin, cout, sum);
35         $dumpfile("Adder_32bits.vcd");
36         $dumpvars;
37     end
38
39 endmodule
```

3. ModelSim 仿真结果及分析:



由输出波形和输出文本结果可知，32 位加法器设计正确。



## 1.3 32 位 ALU 设计

### 1. 功能模块代码:

```
1 //32位ALU
2 module ALU_core#(
3     parameter n = 32
4 ) (
5     //input
6     opA,    //操作数A
7     opB,    //操作数B
8     S,      //工作模式选择信号
9     M,      //逻辑操作控制信号
10    Cin,    //进位输入信号
11    //output
12    DO,      //数据输出
13    C,       //进位输出
14    V,       //溢出指示输出信号
15    N,       //DO符号位输出信号
16    Z,       //DO为全0指示信号
17 );
18
19 input [n-1:0] opA;
20 input [n-1:0] opB;
21 input [3:0] S;
22 input M;
23 input Cin;
24
25 output [n-1:0] DO;
26 output C;
27 output V;
28 output N;
29 output Z;
30
31 //将ALU扩展为33位计算
32 wire [n:0] opA_ex;
33 wire [n:0] opB_ex;
34 wire [n:0] DO_ex;
35 wire [n:0] g;
36 wire [n:0] p;
37 wire [n:0] Ci;
38
39 wire [n:0] S3_joint;
40 wire [n:0] S2_joint;
41 wire [n:0] S1_joint;
42 wire [n:0] S0_joint;
43 wire [n:0] M_joint;
44
45 assign S3_joint = {33{S[3]}};
46 assign S2_joint = {33{S[2]}};
47 assign S1_joint = {33{S[1]}};
48 assign S0_joint = {33{S[0]}};
49 assign M_joint = {33{M}};
50
51 assign opA_ex = {1'b0, opA};
52 assign opB_ex = {1'b0, opB};
53
54
55 assign g = (S3_joint & opA_ex & opB_ex) | (S2_joint & opA_ex & (~opB_ex)) | (~M_joint);
56 assign p = ~(S3_joint & opA_ex & opB_ex) | (S2_joint & opA_ex & (~opB_ex)) | (S1_joint & opB_ex & (~opA_ex)) | (S0_joint & (~opA_ex) & (~opB_ex));
57
58 assign Ci[0] = Cin;
59
60 genvar i;
61 generate
62     for(i=1;i<=32;i=i+1)
63     begin: gen_Ci
64         assign Ci[i] = ( Ci[i-1] & p[i-1] ) | g[i-1];
65     end
66 endgenerate
67
68 assign DO_ex = p ^ Ci;
69
70
71 assign DO = DO_ex[31:0];
72 assign C = (M)?DO_ex[32]:0;
73 assign V = (M)?(DO_ex[32] ^ DO_ex[31]):0;
74 assign N = (M)?DO_ex[31]:0;
75 assign Z = (DO == 0);
76
77 endmodule
```

思路：将 ALU 扩展为 33 位进行计算。将参与位运算的数据（M、S 等）均进行位扩展。输出取低 32 位。


标志位的确定：逻辑运算时，进位输出、溢出指示、符号位输出均设为 0，视为无效；只有算术运算时有效，进位输出为 33 位结果的最高位，符号位输出为 33 位结果的次高位，溢出指示为 33 位结果的高两位进行异或后的值。

2. 测试模块代码:

```
1 U_core_testbench
2 escale 1ns/1ns
3 le ALU_core_tb;
4 reg [31:0] opA;
5 reg [31:0] opB;
6 reg [3:0] S;
7 reg M;
8 reg Cin;
9
10 wire [31:0] DO;
11 wire C;
12 wire V;
13 wire N;
14 wire Z;
15
16 ALU_core ALU_core_test (
17 //input
18 .opA(opA), //操作数A
19 .opB(opB), //操作数B
20 .S(S), //工作模式选择信号
21 .M(M), //逻辑操作控制信号
22 .Cin(Cin), //进位输入信号
23 //output
24 .DO(DO), //数据输出
25 .C(C), //进位输出
26 .V(V), //溢出指示输出信号
27 .N(N), //DO符号位输出信号
28 .Z(Z), //DO为全0指示信号
29 );
30
31 initial begin
32 opA = 32'h0; opB = 32'h0; S = 4'b0; Cin = 1; M = 0; //000010: DO_ex = 0;
33 #10 opA = 32'h00000003; opB = 32'h00000002; S = 4'd1; Cin = 1; M = 0; //000110: DO_ex = (!opA_ex)&(!opB_ex);
34 #10 opA = 32'hF0000030; opB = 32'hF0000020; S = 4'd2; Cin = 1; M = 0; //001010: DO_ex = (!opA_ex)&opB_ex;
35 #10 opA = 32'hF0000000; opB = 32'h0FF0C0E1; S = 4'd3; Cin = 1; M = 0; //001110: DO_ex = !opA_ex;
36 #10 opA = 32'hFFFFFFF; opB = 32'h0FF0C0E1; S = 4'd3; Cin = 1; M = 0;
37 #10 opA = 32'hF0000000; opB = 32'hF0DF30FF; S = 4'd4; Cin = 1; M = 0; //010010: DO_ex = opA_ex&(!opB_ex);
38 #10 opA = 32'hFF0C0E10; opB = 32'hFF0C0E10; S = 4'd5; Cin = 1; M = 0; //010110: DO_ex = !opB_ex;
39 #10 opA = 32'hFF0C0E10; opB = 32'hFFFFFFF; S = 4'd5; Cin = 1; M = 0;
40 #10 opA = 32'h000F0000; opB = 32'h00DF000F; S = 4'd6; Cin = 1; M = 0; //011010: DO_ex = (opA_ex&(!opB_ex))|((!opA_ex)&opB_ex);
41 #10 opA = 32'h000F0000; opB = 32'h00DF000F; S = 4'd7; Cin = 1; M = 0; //011110: DO_ex = (!opA_ex)|(!opB_ex);
42 #10 opA = 32'h000C0010; opB = 32'h1000300F; S = 4'd8; Cin = 1; M = 0; //100010: DO_ex = opA_ex&opB_ex;
43 #10 opA = 32'h000F0000; opB = 32'h00001000; S = 4'd9; Cin = 1; M = 0; //100110: DO_ex = (opA_ex&opB_ex)|((!opA_ex)&(!opB_ex));
44 #10 opA = 32'hFFFE00FF; opB = 32'h70F0C0E0; S = 4'd10; Cin = 1; M = 0; //101010: DO_ex = opB_ex;
45 #10 opA = 32'h000F0000; opB = 32'h0000C000; S = 4'd11; Cin = 1; M = 0; //101110: DO_ex = (opA_ex&opB_ex)|((!opA_ex)&opB_ex)|((!opA_ex)&(!opB_e
46 #10 opA = 32'hFFFE00FF; opB = 32'h70F0C0E0; S = 4'd12; Cin = 1; M = 0; //110010: DO_ex = opA_ex;
47 #10 opA = 32'h000F0000; opB = 32'h00D00000; S = 4'd13; Cin = 1; M = 0; //110110: DO_ex = (opA_ex&opB_ex)|(opA_ex&(!opB_ex))|((!opA_ex)&(!opB_e
48 #10 opA = 32'h000F0000; opB = 32'h0000000F; S = 4'd14; Cin = 1; M = 0; //111010: DO_ex = (opA_ex&opB_ex)|((!opA_ex)&opB_ex)|(opA_ex&(!opB_ex))
49 #10 opA = 32'h000F0000; opB = 32'hFFFE00FF; S = 4'd15; Cin = 1; M = 0; //111110: DO_ex = {33{1}};
50 #10 opA = 32'h000000F0; opB = 32'h000000F0; S = 4'd9; Cin = 0; M = 1; //100101: DO_ex = opA_ex + opB_ex + Cin;
51 #10 opA = 32'h80000000; opB = 32'h80000000; S = 4'd9; Cin = 0; M = 1;
52 #10 opA = 32'h00000011; opB = 32'h00000001; S = 4'd6; Cin = 1; M = 1; //011011: DO_ex = opA_ex - opB_ex - Cin;
53 #10 opA = 32'h00000001; opB = 32'h00000011; S = 4'd6; Cin = 1; M = 1;
54
55 #10 $finish;
56 end
57
58 initial begin
59 $monitor("%b %b %b %b %b : %b %b %b %b %b", opA, opB, S, Cin, M, DO, C, V, N, Z);
60 $dumpfile("ALU_core.vcd");
61 $dumpvars;
62 end
63
64 endmodule
```

对 ALU 的 18 种功能逐一测试，算术运算部分各选取两组不同种类的数据进行测试。

3. ModelSim 仿真结果与分析:







- 以最后三行为例：
- (1) 32'h80000000 + 32'h80000000，结果 DO 为 0，进位位 C 为 1，溢出位 V 为 1，符号位 N 为 0。
  - (2) 32'h00000011 - 32'h00000001，结果 DO 为 32'h00000010，进位位 C 为 0，溢出位 V 为 0，符号位 N 为 0。
  - (3) 32'h00000001 - 32'h00000011，结果 DO 为 -32'hFFFFFFF0，进位位 C 为 1，溢出位 V 为 0，符号位 N 为 1。

由波形输出和文本输出可知，DO 和标志位输出正确，ALU 设计正确。