1.1 四位超前进位加法器 (CLA)


1. 功能模块代码:

```
//4位紹前进位加法器
module CLA_4bits(
                                       //input
                                                                 cin.
                                        //output
                                       cout
                                     parameter N = 4;
                                     input cin;
input [N-1:0] a;
input [N-1:0] b;
                                     output cout;
output [N-1:0] s;
                                     wire [N-1:0] p;
wire [N-1:0] g;
wire [N:0] co;
                                                              assign g = a & b;
assign p = a ^ b;
                                     begin assign co[0] = cin; end
begin assign co[1] = ( co[0] && p[0] ) || g[0]; end
begin assign co[2] = ( co[0] && p[0] && p[1] ) || ( p[1] && g[0] ) || g[1]; end
begin assign co[3] = ( co[0] && p[0] && p[1] && p[2] && p[2] ) || ( p[2] && p[1] && g[0] ) || ( p[2] && g[1] ) || g[2]; end
begin assign co[4] = ( co[0] && p[0] && p[1] && p[2] && p[3] ) || ( p[3] && p[2] && p[2] && p[2] && p[3] ) || ( p[3] && p[2] && p[3] ) || ( p[3] && p[2] && p[3] && p[3]
                                     begin assign s[0] = co[0] ^ p[0]; end begin assign s[1] = co[1] ^ p[1]; end begin assign s[2] = co[2] ^ p[2]; end begin assign s[3] = co[3] ^ p[3]; end
```

2. 测试模块代码:

```
//CLA 4bits testbench
       'timescale 1ns/1ns
 3
      module CLA_4bits_tb;
 4
 5
          reg [3:0] a;
          reg [3:0] b;
          req
                  cin:
8
          wire [3:0] sum;
          wire
                     cout;
11
          CLA_4bits CLA_4bits_test(
13
                   .a(a)
14
                   .b(b)
15
                   .cin(cin)
                   .cout (cout) ,
17
                   .s(sum)
18
          );
19
          initial begin
21
                 a = 4'd0; b = 4'd0; cin = 1'd0;
                   a = 4'd1; b = 4'd2; cin = 1'd1;
a = 4'd5; b = 4'd10; cin = 1'd1;
22
           #10
23
           #10
24
                  a = 4'd15; b = 4'd0; cin = 1'd0;
           #10
                  a = 4'd15; b = 4'd0; cin = 1'd1;
25
           #10
                   a = 4'd15; b = 4'd15; cin = 1'd0;
26
           #10
27
                  a = 4'd0; b = 4'd15; cin = 1'd0;
           #10
                  a = 4'd0; b = 4'd15; cin = 1'd1;
28
           #10
29
           #10
                   a = 4'd15; b = 4'd15; cin = 1'd1;
          #10 $finish;
30
31
           end
32
33
          initial begin
34
               $monitor("%d+%d+%d: %b %b", a, b, cin, cout, sum);
35
               $dumpfile("CLA 4bits.vcd");
               $dumpvars;
37
           end
38
39
      endmodule
```

3. ModelSim 仿真结果及分析:



由输出波形和输出文本分析可知,四位超前进位加法器设计正确。

1.2 32 位加法器

1. 功能模块代码:

Wave - Default =

```
//32位加法器,4位一组,组内使用超前进位,组间使用行波进位
    module Adder_32bits(
          //input
3
          a_in,
          b in,
          c_in,
6
          //output
8
          sum o.
9
          C_O
          );
11
12
          input [31:0] a_in;
13
          input [31:0] b_in;
14
          input
                       c_in;
15
16
          output [31:0] sum_o;
17
          output
18
          wire [7:0] cout;
19
20
21
          CLA_4bits #(4) adder0(
22
                                    (a_in[3:0]),
                               .b (b_in[3:0]),
.cin (c_in),
23
24
25
                                    (sum_o[3:0]),
26
                               .cout (cout [0])
28
          CLA_4bits #(4) adder1(
29
                               .a
                                    (a_in[7:4]),
                               .b
                                    (b_in[7:4]),
31
                               .cin (cout[0]),
32
                               .s
                                    (sum_o[7:4]),
33
                               .cout (cout [1])
34
                               );
35
          CLA_4bits #(4) adder2(
42
          CLA 4bits #(4) adder3(
49
          CLA_4bits #(4) adder4(
56
          CLA_4bits #(4) adder5(
63
          CLA_4bits #(4) adder6(
          CLA_4bits #(4) adder7(
77
78
          assign c_o = cout[7];
79
80
      endmodule
```

2. 测试模块代码:

```
//Adder 32bits testbench
      timescale 1ns/1ns
 3
     module Adder_32bits_tb;
 4
          reg [31:0] a;
 5
          reg [31:0] b;
 6
          reg cin;
 7
 8
          wire [31:0] sum;
 0
          wire cout;
10
11
          Adder_32bits Adder_32bits_test(
12
                               .a in
                                        (a),
13
                               .b in
                                        (b),
14
                               .c_in (cin),
15
                               .sum o(sum),
16
                               .c o (cout)
17
                               );
19
          initial begin
20
                                  b = 32'd0;
               a = 32'd0;
               a = 32'h57b451c7; b = 32'h9712093b; cin = 0;
22
              a = 32'ha0000575; b = 32'h00004ab4; cin = 0;
          #10
              a = 32'h4bbc3b1e; b = 32'h5aa64395; cin = 0;
23
          #10
24
          #10
              a = 32'h0145b475; b = 32'h67845c86; cin = 1;
              a = 32'hf00041c7; b = 32'h9677693b; cin = 1;
25
          #10
              a = 32'h451bcd75; b = 32'h30981ab4; cin = 1;
26
          #10
27
          #10
              a = 32'h00002b1e; b = 32'hd3950000; cin = 1;
               a = 32'h0;
28
          #10
                                  b = 32'h0;
               a = 32'hfffffff0; b = 32'hf;
29
          #10
                                                    cin = 1;
          #10
               $finish;
31
          end
32
          initial begin
              $monitor("%d + %d + %d: %d %d", a, b, cin, cout, sum);
34
              $dumpfile("Adder 32bits.vcd");
              $dumpvars;
37
          end
38
      endmodule
39
```

3. ModelSim 仿真结果及分析:



1.3 32 位 ALU 设计

1. 功能模块代码:

```
1
          //32位ALU
        module ALU core#(
                parameter n = 32
   3
   4
                ) (
                //input
   5
                                  //操作数A
                      opA,
                      opB,
                                  //操作数B
                                  //工作模式选择信号
   8
                      S,
                                  //逻辑操作控制信号
   9
                      Μ.
                                  //进位输入信号
 10
                      Cin,
 11
                //output
                                  //数据输出
                      DO,
                                  //进位输出
 13
                      C,
                      V,
                                 //溢出指示输出信号
 14
                                 //DO符号位输出信号
 15
                      N,
                                 //DO为全0指示信号
 16
                      Z,
 17
                ) :
 18
 19
                input [n-1:0] opA;
                input [n-1:0] opB;
 21
                input [3:0]
                                        S;
                input
                                        M;
 23
                input
                                     Cin;
 24
 25
                output [n-1:0] DO;
 26
                output
                                        C;
 27
                output
                                        V;
 28
                output
                                        N:
 29
               output
                                        Z;
                //将ALU扩展为33位计算
 31
 32
                wire [n:0] opA_ex;
 33
                wire [n:0] opB ex;
 34
                wire [n:0] DO ex;
 35
                wire [n:0]
                                       g;
 36
                wire [n:0]
                                        p;
 37
               wire [n:0]
                                      Ci;
38
          wire [n:0] S3_joint;
          wire [n:0] S2_joint;
wire [n:0] S1_joint;
         wire [n:0] S0_joint;
wire [n:0] M_joint;
          assign S3_joint = {33{S[3]}};
         assign S2 joint = {33{S[2]}};
assign S1 joint = {33{S[1]}};
assign S0 joint = {33{S[0]}};
assign M_joint = {33{M}};
          assign opA_ex = {1'b0, opA};
          assign opB ex = {1'b0, opB};
          assign g = (S3_joint & opA_ex & opB_ex)|(S2_joint & opA_ex & (~opB_ex))|(~M_joint);
assign p = ~((S3_joint & opA_ex & opB_ex)|(S2_joint & opA_ex & (~opB_ex))|(S1_joint & opB_ex & (~opA_ex))|(S0_joint & (~opA_ex) & (~opB_ex)));
          assign Ci[0] = Cin;
          genvar i:
          generate
              for (i=1; i <= 32; i=i+1)
                  begin: gen Ci
                  assign Ci[i] = (Ci[i-1] & p[i-1]) | g[i-1];
                  end
          endgenerate
          assign DO_ex = p ^ Ci;
          assign DO = DO ex[31:0];
          assign D0 = D0_ex[31:0];

assign C = (M)?D0_ex[32]:0;

assign V = (M)?(D0_ex[32] ^ D0_ex[31]):0;

assign N = (M)?D0_ex[31]:0;

assign Z = (D0 == 0);
76
77 endmodule
```

思路:将 ALU 扩展为 33 位进行计算。将参与位运算的数据(M、S等)均进行位扩展。输出取低 32 位。

标志位的确定:逻辑运算时,进位输出、溢出指示、符号位输出均设为 0,视为无效;只有算术运算时有效,进位输出为 33 位结果的最高位,符号位输出为 33 位结果的次高位,溢出指示为 33 位结果的高两位进行异或后的值。


2. 测试模块代码:

```
U core testbench
      2
                       escale 1ns/1ns
                       le ALU core tb;
      4
                       reg [31:0] opA;
      5
                       reg [31:0] opB;
      6
                       reg [3:0]
                                                                        S;
      7
                       reg
                                                                        M;
      8
                       req
                                                                 Cin;
      9
   10
                       wire [31:0] DO;
   11
                       wire
   12
                                                                        V;
                       wire
   13
                       wire
                                                                        N;
  14
                       wire
                                                                        Z :
  15
  16
                 □ALU core ALU core test (
  17
                        //input
  18
                                                                                                  //操作数A
                                                      .opA (opA),
  19
                                                                                                  //操作数B
                                                      .opB(opB),
  20
                                                      .S(S),
                                                                                                  //工作模式选择信号
                                                                                                  //逻辑操作控制信号
  21
                                                      .M(M),
  22
                                                      .Cin(Cin), //进位输入信号
  23
                       //output
                                                                                                                 //数据输出
  24
                                                      .DO (DO) ,
                                                                                                  //进位输出
  25
                                                      .C(C),
  26
                                                                                                  //溢出指示输出信号
                                                      . V (V) ,
  27
                                                                                                  //DO符号位输出信号
                                                      .N(N),
                                                                                                  //DO为全0指示信号
  28
                                                      .Z(Z)
  29
                                                     );
 30
                      initial begin
                               #10 opA = 32'hFFFFFFFF; opB = 32'hOFFOCOE1; S =
                                                                                                                                                d3; Cin = 1; M = 0;
                                     0 opA = 32'hF0000000; opB = 32'hF00F30FF; S = 4'd4; Cin = 1; M = 0; //010010: DO ex = opA_ex&(!opB_ex);
0 opA = 32'hFF000E10; opB = 32'hFF00CB10; S = 4'd5; Cin = 1; M = 0; //010110: DO_ex = !opB_ex;
                              #10 opA = 32'hFFFCCOELO; opB = 32'hFFFFFFFF; S = 4'd5; Cin = 1; M = 0; //010110: DO_ex = !opA_ex&(!opB_ex)| ((!opA_ex)&opB_ex); #10 opA = 32'hFFCCOELO; opB = 32'hFFFFFFFF; S = 4'd5; Cin = 1; M = 0; //010110: DO_ex = !opA_ex&(!opB_ex)| ((!opA_ex)&opB_ex); #10 opA = 32'h000F0000; opB = 32'h000F000F; S = 4'd7; Cin = 1; M = 0; //011110: DO_ex = (!opA_ex&(!opB_ex))| ((!opA_ex)&opB_ex); #10 opA = 32'h000F0000; opB = 32'h1000F000F; S = 4'd7; Cin = 1; M = 0; //101110: DO_ex = (!opA_ex&| (!opB_ex))| ((!opA_ex)&(!opB_ex); #10 opA = 32'h000F0000; opB = 32'h10000F000F; S = 4'd3; Cin = 1; M = 0; //100110: DO_ex = (!opA_ex&| (!opA_ex)&(!opB_ex)); #10 opA = 32'h000F0000; opB = 32'h000C000F; S = 4'd10; Cin = 1; M = 0; //101110: DO_ex = (!opA_ex&| (!opA_ex)&(!opB_ex)); #10 opA = 32'h000F0000; opB = 32'h000C000F; S = 4'd10; Cin = 1; M = 0; //101110: DO_ex = (!opA_ex&| (!opA_ex)&| (!opA_e
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
56
57
                               #10 $finish;
                      initial begin
    $monitor("%b %b %b %b %b %b %b %b %b %b %b", opA, opB, S, Cin, M, DO, C, V, N, Z);
    $dumpfile("ALU_core.vcd");
                                $dumpvars;
64
             endmodule
```

对 ALU 的 18 种功能逐一测试,算术运算部分各选取两组不同种类的数据进行测试。

3. ModelSim 仿真结果与分析:

\$ 1▼	Msgs																						
→ /ALU_core_tb/opA :	32'h00000001	32'h	32'h	32'h	32'h	32'h	32'h	32'hff0	0e10	32'h000	f0000	32'h	32'h	32'h	32'h	32'h	32'h000	f0000		32'h	32'h	32'h	32'h
/ALU_core_tb/opB	32'h00000011	32'h	32'h	32'h	32'h0ff0	c0e1	32'h	32'h	32'h	32'h00c	f000f	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h
→ /ALU_core_tb/S ·	4'h6	4'h0	4h1	4'h2	4'h3		4'h4	4'h5		4'h6	4h7	4'h8	4'h9	4'ha	4hb	4'hc	4'hd	4'he	4hf	4'h9		4'h6	
	1'h1																						
V - 100 - 10																							
		32'h	32'h	32'h	32'h	32'h000	00000	32'h	32'h	32'h	32h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h	32'h
Market and the second s	1'h1	_	_											_					_	_			7
	1'h0																		_				
	1'h1																		_				
/ALU_core_tb/Z	1'h0																						



以最后三行为例:

- (1) 32'h80000000 + 32'h80000000, 结果 DO 为 O, 进位位 C 为 1, 溢出位 V 为 1, 符号位 N 为 O。
- (2) 32'h00000011 32'h00000001,结果 DO 为 32'h00000010,进位位 C 为 0,溢出位 V 为 0,符号位 N 为 0。
- (3) 32'h00000001 32'h00000011, 结果 DO 为 -32'hFFFFFFF0, 进位位 C 为 1, 溢出位 V 为 0, 符号位 N 为 1。

由波形输出和文本输出可知, DO 和标志位输出正确, ALU 设计正确。