## ARMv8 AArch64 Quick Reference (adapted from: https://courses.cs.washington.edu/courses/cse469/18wi/Materials/arm64.pdf)

Arithmetic Instructions			
ADC{S}	rd, rn, rm	rd = rn + rm + C	
ADD{S}	rd, rn, op2	rd = rn + op2	S
ADR	Xd, ±rel <sub>21</sub>	$Xd = PC + rel^{\pm}$	
ADRP	Xd, ±rel <sub>33</sub>	$Xd = PC_{63:12}:0_{12} + rel_{33:12}^{\pm}:0_{12}$	
CMN	rd, op2	rd + op2	S
CMP	rd, op2	rd – op2	S
MADD	rd, rn, rm, ra	$rd = ra + rn \times rm$	
MNEG	rd, rn, rm	rd = - rn × rm	
MSUB	rd, rn, rm, ra	$rd = ra - rn \times rm$	
MUL	rd, rn, rm	rd = rn × rm	
NEG{S}	rd, op2	rd = -op2	
NGC{S}	rd, rm	rd = −rm − ~C	
SBC{S}	rd, rn, rm	$rd = rn - rm - \sim C$	
SDIV	rd, rn, rm	rd = rn ± rm	
SMADDL	Xd, Wn, Wm, Xa	Xd = Xa + Wn × Wm	
SMNEGL	Xd, Wn, Wm	Xd = − Wn × Wm	
SMSUBL	Xd, Wn, Wm, Xa	Xd = Xa − Wn × Wm	
SMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$	
SMULL	Xd, Wn, Wm	Xd = Wn × Wm	
SUB{S}	rd, rn, op2	rd = rn - op2	S
UDIV	rd, rn, rm	rd = rn ÷ rm	
UMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \times Wm$	
UMNEGL	Xd, Wn, Wm	$Xd = -Wn \times Wm$	
UMSUBL	Xd, Wn, Wm, Xa	Xd = Xa – Wn × Wm	
UMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$	
UMULL	Xd, Wn, Wm	$Xd = Wn \times Wm$	

,	,
Registers	
X0-X7	Arguments and return values
X8	Indirect result
X9-X15	Temporary
X16-X17	Intra-procedure-call temporary
X18	Platform defined use
X19-X28	Temporary (must be preserved)
X29	Frame pointer (must be preserved)
X30	Return address
SP	Stack pointer
XZR	Zero
PC	Program counter

Logical and Mov Instructions			
AND{S}	rd, rn, op2	rd = rn & op2	
ASR	rd, rn, rm	rd = rn >> rm	
ASR	rd, rn, #i <sub>6</sub>	rd = rn >> i	
BIC{S}	rd, rn, op2	rd = rn & ~op2	
EON	rd, rn, op2	$rd = rn \oplus \sim op2$	
EOR	rd, rn, op2	rd = rn ⊕ op2	
LSL	rd, rn, rm	rd = rn << rm	
LSL	rd, rn, #i <sub>6</sub>	rd = rn << i	
LSR	rd, rn, rm	rd = rn >> rm	
LSR	rd, rn, #i <sub>6</sub>	rd = rn >> i	
MOV	rd, rn	rd = rn	S
MOV	rd, #i	rd = i	
MOVK	rd,#i <sub>16</sub> {, sh}	$rd_{sh+15:sh} = i$	
MOVN	rd,#i <sub>16</sub> {, sh}	$rd = \sim (i^{\emptyset} << sh)$	
MOVZ	rd,#i <sub>16</sub> {, sh}	$rd = i^{\emptyset} << sh$	
MVN	rd, op2	rd = ~op2	
ORN	rd, rn, op2	rd = rn   ~op2	
ORR	rd, rn, op2	rd = rn   op2	
ROR	rd, rn, #i <sub>6</sub>	rd = rn ≫ i	
ROR	rd, rn, rm	rd = rn ≫ rm	
TST	rn, op2	rn & op2	

Branch In	Branch Instructions	
В	rel28	$PC = PC + rel_{27:2}^{\pm}:0_2$
Всс	rel21	if(cc) PC = PC + $rel_{20:2}^{\pm}$ :0 <sub>2</sub>
BL	rel28	$X30 = PC + 4$ ; $PC += rel_{27:2}^{\pm}:0_2$
BLR	Xn	X30 = PC + 4; PC = Xn
BR	Xn	PC = Xn
CBNZ	rn, rel21	if(rn 6= 0) PC += $rel_{21:2}^{\emptyset}:0_2$
CBZ	rn, rel21	if(rn = 0) PC += rel $_{21:2}^{\emptyset}$ :0 <sub>2</sub>
RET	{Xn}	PC = Xn
TBNZ	rn, #i, rel16	if(rni 6= 0) PC += $rel_{15:2}^{\pm}:0_2$
TBZ	rn, #i, rel16	if(rni = 0) PC += rel $^{\pm}_{15:2}$ :0 <sub>2</sub>

Conditional Instructions		
CCMN	rn, #i5, #f4, cc	if(cc) rn + i; else N:Z:C:V = f
CCMN	rn, rm, #f4, cc	if(cc) rn + rm; else N:Z:C:V = f
CCMP	rn, #i5, #f4, cc	if(cc) rn – i; else N:Z:C:V = $f$
CCMP	rn, rm, #f4, cc	if(cc) rn - rm; else N:Z:C:V = f
CINC	rd, rn, cc	if(cc) $rd = rn + 1$ ; else $rd = rn$
CINV	rd, rn, cc	if(cc) rd = $\sim$ rn; else rd = rn
CNEG	rd, rn, cc	if(cc) rd = -rn; else rd = rn
CSEL	rd, rn, rm, cc	if(cc) rd = rn; else rd = rm
CSET	rd, cc	if(cc) rd = 1; else rd = 0
CSETM	rd, cc	if(cc) rd = $\sim$ 0; else rd = 0
CSINC	rd, rn, rm, cc	if(cc) $rd = rn$ ; else $rd = rm + 1$
CSINV	rd, rn, rm, cc	if(cc) rd = rn; else rd = $\sim$ rm
CSNEG	rd, rn, rm, cc	if(cc) rd = rn; else rd = -rm

Load and Store Instructions		
LDP	rt, rt2, [addr]	rt2:rt = [addr] <sub>2N</sub>
LDPSW	Xt, Xt2, [addr]	$Xt = [addr]^{\pm}_{32}; Xt2 = [addr+4]^{\pm}_{32}$
LD{U}R	rt, [addr]	$rt = [addr]_N$
LD{U}R{B,H}	Wt, [addr]	$Wt = [addr]^{\emptyset}_N$
LD{U}RS{B,H}	rt, [addr]	$rt = [addr]^{\pm}_{N}$
LD{U}RSW	Xt, [addr]	$Xt = [addr]^{\pm}_{32}$
STP	rt, rt2, [addr]	[addr] <sub>2N</sub> = rt2:rt
ST{U}R	rt, [addr]	[addr]N = rt
ST{U}R{B,H}	Wt, [addr]	[addr] <sub>N</sub> = Wt <sub>N0</sub>

Addressing M	odes (addr)	
xxP,LDPSW	[Xn{, #i <sub>7+s</sub> }]	$addr = Xn + i_{6+s:s}^{\pm} 0_s$
xxP,LDPSW	[Xn], #i <sub>7</sub> +s	addr=Xn; Xn+=i <sub>6+s:s</sub> ±0 <sub>s</sub>
xxP,LDPSW	[Xn, #i <sub>7+s</sub> ]!	$Xn+=i_{6+s:s}^{\pm}0_s$ ; addr= $Xn$
xxR*	[Xn], #i <sub>9</sub>	addr = Xn; Xn $+= i^{\pm}$
xxR*	[Xn, #i <sub>9</sub> ]!	Xn += i <sup>±</sup> ; addr = Xn

## **Notes for Instruction Set**

S SP/WSP may be used as operand(s) instead of XZR/WZR

Bit Manipulation Instructions		
BFI	rd, rn, #p, #n	rdp+n-1:p = rnn-1:0
BFXIL	rd, rn, #p, #n	rdn-1:0 = rnp+n-1:p
CLS	rd, rn	rd = CountLeadingOnes(rn)
CLZ	rd, rn	rd = CountLeadingZeros(rn)
EXTR	rd, rn, rm, #p	$rd = rn_{p-1:0}:^{rm}_{N0}$
RBIT	rd, rn	rd = ReverseBits(rn)
REV	rd, rn	rd = BSwap(rn)
REV16	rd, rn	for(n=01 3) rdнn=BSwap(rnнn)
REV32	Xd, Xn	$Xd=BSwap(Xn_{63:32}):BSwap(Xn_{31:0})$
{S,U}BFIZ	rd, rn, #p, #n	$rd = rn^{?}_{n-1:0} \ll p$
{S,U}BFX	rd, rn, #p, #n	$rd = rn^{?}_{p+n-1:p}$
$\{S,U\}XT\{B,H\}$	/} rd, Wn	$rd = Wn^{?}_{N0}$
SXTW	Xd, Wn	Xd = Wn <sup>±</sup>

Condition Codes (cc)		
EQ	Equal	Z
NE	Not equal	!Z
CS/HS	Carry set, Unsigned higher or same	С
CC/LO	Carry clear, Unsigned lower	!C
MI	Minus, Negative	N
PL	Plus, Positive or zero	!N
VS	Overflow	V
VC	No overflow	!V
HI	Unsigned higher	C & !Z
LS	Unsigned lower or same	!C   Z
GE	Signed greater than or equal	N = V
LT	Signed less than	N≠V
GT	Signed greater than	!Z & N = V
LE	Signed less than or equal	Z   N ≠V
AL	Always (default)	1

Operand 2 (op2)		
All	rm	rm
all	rm, LSL #i <sub>6</sub>	rm << i
all	rm, LSR #i <sub>6</sub>	rm >> ii
all	rm, ASR #i <sub>6</sub>	rm <u>&gt;&gt;</u> i
logical	rm, ROR #i <sub>6</sub>	rm >>> i
arithmetic	Wm, {S,U}XTB{ #i₃}	Wm <sup>?</sup> <sub>B0</sub> << i
arithmetic	Wm, $\{S,U\}XTH\{ \#i_3\}$	$Vm^{?}_{H0} \ll i$
arithmetic	Wm, {S,U}XTW{ #i₃}	Wm <sup>?</sup> << i
arithmetic	Xm, {S,U}XTX{ #i <sub>3</sub> }	Xm <sup>?</sup> << i
arithmetic	#i <sub>12</sub>	i <sup>ø</sup>
arithmetic	#i <sub>24</sub>	$\mathbf{j}_{23:12}^{\emptyset}:0_{12}$
AND,EOR,ORR,TST	#mask	mask

Keys	
N	Operand bit size (8, 16, 32 or 64)
S	Operand log byte size (0=byte,1=hword,2=word,3=dword)
rd, rn, rm, rt	General register of either size (Wn or Xn)
{,sh}	Optional halfword left shift (LSL #{16,32,48})
val <sup>±</sup> , val <sup>ø</sup> , val <sup>?</sup>	Value is sign/zero extended (? depends on instruction)
x ± ≥≥ ≤ ≥	Operation is signed