

ARMv8 AArch64 Quick Reference (adapted from: <https://courses.cs.washington.edu/courses/cse469/18wi/Materials/arm64.pdf>)

Arithmetic Instructions			
ADC{S}	rd, rn, rm	$rd = rn + rm + C$	S
ADD{S}	rd, rn, op2	$rd = rn + op2$	
ADR	$Xd, \pm rel_{21}$	$Xd = PC + rel^{\pm}$	
ADRP	$Xd, \pm rel_{33}$	$Xd = PC_{63:12}^{0_{12}} + rel_{33:12}^{\pm 0_{12}}$	S
CMN	rd, op2	$rd + op2$	
CMP	rd, op2	$rd - op2$	
MADD	rd, rn, rm, ra	$rd = ra + rn \times rm$	
MNEG	rd, rn, rm	$rd = -rn \times rm$	
MSUB	rd, rn, rm, ra	$rd = ra - rn \times rm$	
MUL	rd, rn, rm	$rd = rn \times rm$	
NEG{S}	rd, op2	$rd = -op2$	
NGC{S}	rd, rm	$rd = -rm - \sim C$	
SBC{S}	rd, rn, rm	$rd = rn - rm - \sim C$	S
SDIV	rd, rn, rm	$rd = rn \div rm$	
SMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \times Wm$	
SMNEGL	Xd, Wn, Wm	$Xd = -Wn \times Wm$	
SMSUBL	Xd, Wn, Wm, Xa	$Xd = Xa - Wn \times Wm$	
SMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$	
SMULL	Xd, Wn, Wm	$Xd = Wn \times Wm$	S
SUB{S}	rd, rn, op2	$rd = rn - op2$	
UDIV	rd, rn, rm	$rd = rn \div rm$	
UMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \times Wm$	
UMNEGL	Xd, Wn, Wm	$Xd = -Wn \times Wm$	
UMSUBL	Xd, Wn, Wm, Xa	$Xd = Xa - Wn \times Wm$	
UMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$	
UMULL	Xd, Wn, Wm	$Xd = Wn \times Wm$	

Registers	
X0-X7	Arguments and return values
X8	Indirect result
X9-X15	Temporary
X16-X17	Intra-procedure-call temporary
X18	Platform defined use
X19-X28	Temporary (must be preserved)
X29	Frame pointer (must be preserved)
X30	Return address
SP	Stack pointer
XZR	Zero
PC	Program counter

Logical and Mov Instructions			
AND{S}	rd, rn, op2	$rd = rn \& op2$	
ASR	rd, rn, rm	$rd = rn \gg rm$	
ASR	rd, rn, #i ₆	$rd = rn \gg i$	
BIC{S}	rd, rn, op2	$rd = rn \& \sim op2$	
EON	rd, rn, op2	$rd = rn \oplus \sim op2$	
EOR	rd, rn, op2	$rd = rn \oplus op2$	
LSL	rd, rn, rm	$rd = rn \ll rm$	
LSL	rd, rn, #i ₆	$rd = rn \ll i$	
LSR	rd, rn, rm	$rd = rn \gg rm$	
LSR	rd, rn, #i ₆	$rd = rn \gg i$	S
MOV	rd, rn	$rd = rn$	
MOV	rd, #i	$rd = i$	
MOVK	$rd, \#i_{16}\{, sh\}$	$rd_{sh+15:sh} = i$	
MOVN	$rd, \#i_{16}\{, sh\}$	$rd = \sim(i \ll sh)$	
MOVZ	$rd, \#i_{16}\{, sh\}$	$rd = i \ll sh$	
MVN	rd, op2	$rd = \sim op2$	
ORN	rd, rn, op2	$rd = rn \sim op2$	
ORR	rd, rn, op2	$rd = rn op2$	
ROR	rd, rn, #i ₆	$rd = rn \gg i$	
ROR	rd, rn, rm	$rd = rn \gg rm$	
TST	rn, op2	$rn \& op2$	

Branch Instructions		
B	rel28	$PC = PC + rel_{27:2}^{\pm 0_2}$
Bcc	rel21	$if(cc) PC = PC + rel_{20:2}^{\pm 0_2}$
BL	rel28	$X30 = PC + 4; PC += rel_{27:2}^{\pm 0_2}$
BLR	Xn	$X30 = PC + 4; PC = Xn$
BR	Xn	$PC = Xn$
CBNZ	rn, rel21	$if(rn \neq 0) PC += rel_{21:2}^{\pm 0_2}$
CBZ	rn, rel21	$if(rn = 0) PC += rel_{21:2}^{\pm 0_2}$
RET	{Xn}	$PC = Xn$
TBNZ	rn, #i, rel16	$if(rni \neq 0) PC += rel_{15:2}^{\pm 0_2}$
TBZ	rn, #i, rel16	$if(rni = 0) PC += rel_{15:2}^{\pm 0_2}$

Conditional Instructions		
CCMN	rn, #i5, #f4, cc	$if(cc) rn + i; \text{ else } N:Z:C:V = f$
CCMN	rn, rm, #f4, cc	$if(cc) rn + rm; \text{ else } N:Z:C:V = f$
CCMP	rn, #i5, #f4, cc	$if(cc) rn - i; \text{ else } N:Z:C:V = f$
CCMP	rn, rm, #f4, cc	$if(cc) rn - rm; \text{ else } N:Z:C:V = f$
CINC	rd, rn, cc	$if(cc) rd = rn + 1; \text{ else } rd = rn$
CINV	rd, rn, cc	$if(cc) rd = \sim rn; \text{ else } rd = rn$
CNEG	rd, rn, cc	$if(cc) rd = -rn; \text{ else } rd = rn$
CSEL	rd, rn, rm, cc	$if(cc) rd = rn; \text{ else } rd = rm$
CSET	rd, cc	$if(cc) rd = 1; \text{ else } rd = 0$
CSETM	rd, cc	$if(cc) rd = \sim 0; \text{ else } rd = 0$
CSINC	rd, rn, rm, cc	$if(cc) rd = rn; \text{ else } rd = rm + 1$
CSINV	rd, rn, rm, cc	$if(cc) rd = rn; \text{ else } rd = \sim rm$
CSNEG	rd, rn, rm, cc	$if(cc) rd = rn; \text{ else } rd = -rm$

Load and Store Instructions		
LDP	rt, rt2, [addr]	$rt2:rt = [addr]_{2N}$
LDPSW	Xt, Xt2, [addr]	$Xt = [addr]^{\pm 32}; Xt2 = [addr+4]^{\pm 32}$
LD{U}R	rt, [addr]	$rt = [addr]_N$
LD{U}R{B,H}	Wt, [addr]	$Wt = [addr]_{0N}$
LD{U}RS{B,H}	rt, [addr]	$rt = [addr]^{\pm}_N$
LD{U}RSW	Xt, [addr]	$Xt = [addr]^{\pm 32}$
STP	rt, rt2, [addr]	$[addr]_{2N} = rt2:rt$
ST{U}R	rt, [addr]	$[addr]_N = rt$
ST{U}R{B,H}	Wt, [addr]	$[addr]_N = Wt_{N0}$

Addressing Modes (addr)		
xxP, LDPSW	$[Xn\{, \#i_{7+s}\}]$	$addr = Xn + i_{6+s:5}^{\pm 0_s}$
xxP, LDPSW	$[Xn], \#i_{7+s}$	$addr = Xn; Xn += i_{6+s:5}^{\pm 0_s}$
xxP, LDPSW	$[Xn, \#i_{7+s}]!$	$Xn += i_{6+s:5}^{\pm 0_s}; addr = Xn$
xxR*	$[Xn], \#i_9$	$addr = Xn; Xn += i^{\pm}$
xxR*	$[Xn, \#i_9]!$	$Xn += i^{\pm}; addr = Xn$

Notes for Instruction Set

S SP/WSP may be used as operand(s) instead of XZR/WZR

Bit Manipulation Instructions		
BFI	rd, rn, #p, #n	$rd_{p+n-1:p} = rn_{n-1:0}$
BFXIL	rd, rn, #p, #n	$rd_{n-1:0} = rn_{p+n-1:p}$
CLS	rd, rn	rd = CountLeadingOnes(rn)
CLZ	rd, rn	rd = CountLeadingZeros(rn)
EXTR	rd, rn, rm, #p	$rd = rn_{p-1:0} : rm_{N0}$
RBIT	rd, rn	rd = ReverseBits(rn)
REV	rd, rn	rd = BSwap(rn)
REV16	rd, rn	for(n=0..1 3) $rd_{Hn} = BSwap(rn_{Hn})$
REV32	Xd, Xn	$Xd = BSwap(Xn_{63:32}) : BSwap(Xn_{31:0})$
{S,U}BFIZ	rd, rn, #p, #n	$rd = rn_{n-1:0} \ll p$
{S,U}BFX	rd, rn, #p, #n	$rd = rn_{p+n-1:p}$
{S,U}XT{B,H}	rd, Wn	$rd = Wn_{N0}^?$
SXTW	Xd, Wn	$Xd = Wn^{\pm}$

Condition Codes (cc)		
EQ	Equal	Z
NE	Not equal	!Z
CS/HS	Carry set, Unsigned higher or same	C
CC/LO	Carry clear, Unsigned lower	!C
MI	Minus, Negative	N
PL	Plus, Positive or zero	!N
VS	Overflow	V
VC	No overflow	!V
HI	Unsigned higher	C & !Z
LS	Unsigned lower or same	!C Z
GE	Signed greater than or equal	N = V
LT	Signed less than	N ≠ V
GT	Signed greater than	!Z & N = V
LE	Signed less than or equal	Z N ≠ V
AL	Always (default)	1

Operand 2 (op2)		
All	rm	rm
all	rm, LSL #i ₆	$rm \ll i$
all	rm, LSR #i ₆	$rm \gg ii$
all	rm, ASR #i ₆	$rm \ggg i$
logical	rm, ROR #i ₆	$rm \ggg i$
arithmetic	Wm, {S,U}XTB{ #i ₃ }	$Wm_{B0}^? \ll i$
arithmetic	Wm, {S,U}XTH{ #i ₃ }	$Wm_{H0}^? \ll i$
arithmetic	Wm, {S,U}XTW{ #i ₃ }	$Wm^? \ll i$
arithmetic	Xm, {S,U}XTX{ #i ₃ }	$Xm^? \ll i$
arithmetic	#i ₁₂	i^{\emptyset}
arithmetic	#i ₂₄	$i_{23:12}^{\emptyset} : 0_{12}$
AND,EOR,ORR,TST	#mask	mask

Keys	
N	Operand bit size (8, 16, 32 or 64)
s	Operand log byte size (0=byte,1=hword,2=word,3=dword)
rd, rn, rm, rt	General register of either size (Wn or Xn)
{,sh}	Optional halfword left shift (LSL #{16,32,48})
val [±] , val [∅] , val [?]	Value is sign/zero extended (? depends on instruction)
\ll \gg \ggg \lll \ggg	Operation is signed