


TESTHEAD
CABLE OUTLET SIDE



CHANNEL, UTILITY AND DPS BLOCK LAYOUT IN
POGO TOWER AREA (VIEW FROM POGO TOWER SIDE)

FOR PAD POSITIONS AND ALLOCATION SEE SHEET 2



1. POGO LANDING SPECS FOR TESTER AND POGO TOWER SIDE :
POGO LANDING PADS : $\emptyset$ 1.4 ... 1.8mm, GOLD PLATED
POGO LANDING HOLES : $\emptyset$ 0.7mm max. FHS
FOR BEST HIGH SPEED PERFORMANCE USE LOW CAPACITANCE PAD DESIGN
2. PC-BOARD THICKNESS OF DUT BOARD : 3.0mm min. / 6.5mm max.
3. VIAS AND PCB SURFACE TRACES ARE ONLY ALLOWED IN SPARED STIFFENER AREAS
SUCH AS OPTION AND TESTER PIN AREAS !!!
4. UNUSED TESTER CHANNELS SHOULD HAVE PADS WITH OR WITHOUT HOLES
5. MAXIMUM ALLOWED CURRENT FOR SIGNAL/DPS-POGO VIA POGO TOWER : 3 Amps.
6. ASSIGNMENT OF DPS AND UTILITY CHANNELS IS VALID FOR
HP PROBE CARD DESIGN DRAWING D-E7018-96502-1 AND CAN BE MODIFIED
FOR SPECIFIC PROBE CARD DESIGN .
7. FOR INFORMATION ABOUT POGO TOWER PAD LAYOUT SEE SHEET 2 OF THIS DRAWING
8. FOR INFORMATION ABOUT PROBE CARD DESIGN SEE DRAWING D-E7018-96502-1
9. FOR INFORMATION ABOUT GENERAL HP DUT BOARD DESIGN SEE DRAWING D-E6980-96550-1
10. HP GENERAL PURPOSE DUT BOARD 1024 PIN IS AVAILABLE AS PART NUMBER 'E7018AB',
1024 PIN OUTBOARD STIFFENER AS PART NUMBER 'E7018BB'.

VERIGY RESTRICTED THIS DOCUMENT AND ANY ASSOCIATED DATA CONTAIN RESTRICTED INFORMATION THAT IS VERIGY PROPERTY. ONLY DISCLOSE OR DUPLICATE FOR OTHERS AS AUTHORIZED BY VERIGY. STRENG VERTRAULICH WETTERGABE AN DRITTE UND Vervielfältigungen NUR MIT GENEHMIGUNG DES URHEBERS . ■ SCHUTZVERMERK NACH DIN 34 BEACHTEN ■	TOLERANCES APPLY ONLY TO DESIGNATED DIMENSIONS, UNLESS OTHERWISE SPECIFIED. ADHERENCE TO DWG. A-5951-561-1 (CORP. STD. SECTION 600) REQUIRED. THIRD ANGLE PROJECTION  TOLERANCES $\pm 0.05mm$ $\pm 0.1mm$ $\pm 0.2mm$ $\pm 0.3mm$ STRIKE OUT ONE XXX AND ONE XXXX SEE CORP. STD. 608 DO NOT SCALE THIS DRAWING	1	1	PC BOARD, GOLD PLATED, THICKNESS 3.0mm min.					
		ITEM	QTY.	PART/MATERIAL DESCRIPTION		MAT'L-PART NO.		MAT'L-DWG NO.	MAT'L-SPEC.
		ME10 DRAWN BY		DATE		GENERAL PURPOSE DOW BOARD 1024 PIN SOC WAFER PROBER INTERFACE SHEET 1			
		Jochen Zaiser ENGINEER/CHECKER		25.03.99					
				RELEASE TO PROD. PRCS ENG		TITLE		PART NUMBER	
		RELEASE TO PROD. MAT'L ENG		TEMPORARY FILENAME : 1		SCALE 1 : 125			
		SUPERSEDES DWG.		SHEET 1 OF 2					



UTILITY / HPMU / PIN17 ASSIGNMENT 1024 PIN TESTHEAD

Utility Group	UT1 3	UT2 1	UT3 2	UT4 8	UT5 4	UT6 5	UT7 6	UT8 7
U01	UG	UG	UG	UG	UG	UG	UG	UG
U02	URW00	URW00	URW00	URW00	URW00	URW00	URW00	URW00
U03	URW01	URW01	URW01	URW01	URW01	URW01	URW01	URW01
U04	URW02	URW02	URW02	URW02	URW02	URW02	URW02	URW02
U05	URW03	URW03	URW03	URW03	URW03	URW03	URW03	URW03
U06	URW04	URW04	URW04	URW04	URW04	URW04	URW04	URW04
U07	5V	5V	5V	5V	5V	5V	5V	5V
U08	5V	5V	5V	5V	5V	5V	5V	5V
U09	URW05	URW05	URW05	URW05	URW05	URW05	URW05	URW05
U10	URW06	URW06	URW06	URW06	URW06	URW06	URW06	URW06
U11	UW07	UW07	UW07	UW07	UW07	UW07	UW07	UW07
U12	UW08	UW08	UW08	UW08	UW08	UW08	UW08	UW08
U13	UG	UG	UG	UG	UG	UG	UG	UG
U14	UW09	UW09	UW09	UW09	UW09	UW09	UW09	UW09
U15	UW10	UW10	UW10	UW10	UW10	UW10	UW10	UW10
U16	UW11	UW11	UW11	UW11	UW11	UW11	UW11	UW11
U17	UW12	UW12	UW12	UW12	UW12	UW12	UW12	UW12
U18	UW13	UW13	UW13	UW13	UW13	UW13	UW13	UW13
U19	URW14	URW14	URW14	URW14	URW14	URW14	URW14	URW14
U20	URW15	URW15	URW15	URW15	URW15	URW15	URW15	URW15

HIGH PRECISION PMU POSITIONS (HPMU):

S	12	21	22	11	42	31	32	41
F	12	21	22	11	42	31	32	41
GS	12	21	22	11	42	31	32	41
Grd	12	21	22	11	42	31	32	41

WIRED PIN 17's:

P17/1	121	105	113	229	129	205	213	221
P17/2	122	106	114	230	130	206	214	222
P17/3	123	107	115	231	131	207	215	223
P17/4	124	108	116	232	132	208	216	224

NOTE: FOR 512 PIN TESTHEAD UT2/3/4 HAVE ONLY WRITE FUNCTIONALITY !!!