


Computer Architecture Homework 4

Spring 2019, March

1 Synchronous Finite State Digital Machine Systems


- a. The circuit shown below can be simplified. Write a Boolean expression that represents the function of the simplified circuit using the minimum number of AND, OR, and NOT gate.




The circuit is equivalent to:

$$\overline{\bar{A}(B+\bar{C})} = A + \overline{(B+\bar{C})} = A + \bar{B}C$$


This boolean expression only uses three AND, OR, NOT gates.
i.e. the corresponding circuit diagram below



b. Consider the finite state machine below which has 6 states and a single input that can take on the value of 0 and 1. The finite state machine should output 1 IF AND ONLY IF 6 + sum of all the input values is not divisible by 2 or 3. One transition has been provided; complete the remainder of the diagram. (Hint: If the sum of the inputs is a multiple of 6, then we have $6 + \text{sum of the inputs} = 6n$ for some n . As $6n$ is divisible by 2, $6n$ cannot be prime.)



c. Consider the following circuit. Assume registers have a CLK to Q time of 60ps, a setup time of 40ps, and a hold time of 30ps. Assuming that all gates have the same propagation delay, what is the maximum propagation delay each individual gate could have to achieve a clock rate of 1 GHz.



Since digital signals can propagate simultaneously, the propagation delay on the critical path is the maximum delay.

Consider the path where three gates are passed through.

$$60\text{ps} + 40\text{ps} + 3t = 1/1\text{GHz}$$

$$t = 300\text{ps}$$

2 Boolean Logic

1. Simplify each Boolean expression to one of the following ten expressions:
 $0, 1, A, B, AB, A + B, \bar{A} \bar{B}, \bar{A} + \bar{B}, A\bar{B}, \bar{A}B$
 Each answer may be used as many times as necessary.

a. $A(A + \bar{A}) + B$

$$A(A + \bar{A}) + B = AA + A\bar{A} + B = A + 0 + B = A + B$$

b. $(A + B)(\bar{A} + \bar{B})\bar{B}$

$$\begin{aligned} (A + B)(\bar{A} + \bar{B})\bar{B} &= (A\bar{A} + \bar{A}B + AB + B\bar{B})\bar{B} = (\bar{A}B + AB + B)\bar{B} \\ &= (\bar{A} + A + 1)\bar{B}B = 0 \end{aligned}$$

c. $\overline{\bar{A} + \bar{B}}$

$$\overline{\bar{A} + \bar{B}} = \bar{\bar{A}} \bar{\bar{B}} = AB \quad (\text{By DeMorgan's Law})$$

2. Simplify the following expression step by step (as simple as possible):

a. Standard: $(A + B)(A + \bar{B})C$

$$\begin{aligned} (A + B)(A + \bar{B})C &= (AA + AB + A\bar{B} + B\bar{B})C = (A + AB + A\bar{B})C \\ &= AC + AC(B + \bar{B}) = AC \end{aligned}$$

b. Grouping & Extra Terms: $\bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} \bar{C} + A B \bar{C} + A \bar{B} C + A B C$


$$\begin{aligned} &(\bar{A} \bar{B} + \bar{A} B + A \bar{B} + A B) \bar{C} + (A \bar{B} + A B) C \\ &= [\bar{A}(\bar{B} + B) + A(\bar{B} + B)] \bar{C} + AC(\bar{B} + B) \\ &= (\bar{A} + A) \bar{C} + AC = \bar{C} + AC = A + \bar{C} \end{aligned}$$

c. DeMorgan's: $\overline{A(\bar{B} \bar{C} + BC)}$


$$\begin{aligned} \overline{A(\bar{B} \bar{C} + BC)} &= \bar{A} + \overline{(\bar{B} \bar{C} + BC)} = \bar{A} + (\overline{\bar{B} \bar{C}} \overline{BC}) \\ &= \bar{A} + [(B + C)(\bar{B} + \bar{C})] = \bar{A} + (B\bar{B} + C\bar{B} + B\bar{C} + \bar{C}C) \\ &= \bar{A} + \bar{B}C + \bar{C}B \end{aligned}$$

3 Logic Gates


- a. Create a NOT gate using only NAND gates.



- b. Create an AND gate using only NAND gates. (Hint: use a)



- c. Create an OR gate using only NAND gates.



- d. Create a NOR gate using only NAND gates. (Hint: use a & c)

