UART

Verification Plan

Version 1.0



© 1990-2005 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America.

Cadence Design Sytems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Cadence Trademarks

Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address above or call 800.862.4522.

1st Silicon Success® Allegro®

AssuraTM BuildGates®

Cadence® (brand and logo)

CeltICTM
ClockStorm®
CoBALTTM
Conformal®
Connections®
Design Foundry®

Diva®
Dracula®
EncounterTM
Fire & Ice®
First Encounter®

FormalCheck® HDL-ICE® IncisiveTM IP GalleryTM Nano EncounterTM NanoRouteTM

NC-Verilog® OpenBook® online documentation library

OpenBook® onli Orcad® Orcad Capture® Orcad Layout® PacifIC™ Palladium™ Pearl® PowerSuite™ PSpice® QPlace® Quest® SeismICTM SignalStorm® Silicon Design ChainTM

Silicon Ensemble® SoC EncounterTM SourceLink® online customer support

Specman
Spectre®
TtME®
UltraSim®
Verifault-XL®
Verilog®
Virtuoso®
vManager
VoltageStorm®

Other Trademarks

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

Confidentiality Notice

No part of this publication may be reproduced in whole or in part by any means (including photocopying or storage in an information storage/retrieval system) or transmitted in any form or by any means without prior written permission from Cadence Design Systems, Inc. (Cadence). Information in this document is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

UNPUBLISHED This document contains unpublished confidential information and is not to be disclosed or used except as authorized by written contract with Cadence. Rights reserved under the copyright laws of the United States



Parameter Name	Parameter Values	Description	
Function_TYPE	ACTIVE , PASSIVE	Active or passive behaviour selection	

1 UART Compliance Plan

This section identifies the features of the UART and describes the functional specification for each feature. Feature-related implementation details are also described when appropriate. Section weights, goals and required number of samples are included here or within a perspective.

1.1 Serial Data Interface

Logical Instances: UART AGENT

The UART transmits and receives serial data. The data formats and speed are configurable to match those of an industry standard 16c550a UART.

1.1.1 Legal Interface Behavior

The UART can receive and transmit data in a configurable word format and size. These configuration features are common to both the Rx and Tx traffic. All combinations of configuration shall be tested except for baud rate. A range of baud rate values shall be tested and should include the slowest and fastest rate available.

Some testing of the Rx link enabled alone (without the Tx) shall be tested to ensure there are no design dependencies on the Tx link. Similarly, some testing of the standalone Tx link shall be conducted.

Name	Item Pattern	Bucket Filter	Parameters
Word Length Configuration	UART_AGENT.Rx.monitor.uart_trans_frame_cg .DATA_LENGTH		
Stop Bits Configuration	UART_AGENT.Rx.monitor.uart_trans_frame_cg .NUM_STOP_BITS		
Parity Mode	UART_AGENT.Rx.monitor.uart_trans_frame_cg .PARITY_MODE		



1.1.2 DUV Traffic

A randomized range of data values shall be transmitted to ensure to ensure correct DUV frame detection. The data values used shall include all possible variables of data LSB and MSB, as these data bits are next to the start bit or parity/stop bit in a data frame and so are the most probable to cause any frame timing problems.

Name	Item Pattern	Bucket Filter	Parameters
RX_Msb_Lsb	UART_AGENT.Rx.monitor.rx_traffic_cg.FRAME_MSB_LSB		
Tx_Msb_Lsb	UART_AGENT.Tx.monitor.tx_traffic_cg.FRAME_MSB_LSB		

1.2 Black Box Behavior

Logical Instances: UART_AGENT

1.2.1 Handled Serial IF Protocol Exceptions

The UARTs handle various exceptions, e.g. ignoring the frames. Added some of those, contribute to module level verification.

Name	Item Pattern	Bucket Filter	Parameters
Rx Frame Break	UART_AGENT.Rx.monitor.rx_protocol_cg.FRA ME_BREAK		
Parity Error	UART_AGENT.Rx.monitor.uart_trans_frame_cg .PARITY_ERROR		
Tx Frame Break	UART_AGENT.Tx.monitor.tx_protocol_cg.FRA ME_BREAK		