

## **Not for New Design**

These parts are in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The device should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available.

Date of status change: June 5, 2017

#### **Recommended Substitutions:**

For existing customer transition, and for new customers or new applications, use ACS723.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, LLC reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



#### **Features and Benefits**

- Low-noise analog signal path
- Device bandwidth is set via the new FILTER pin
- 5 μs output rise time in response to step input current
- 80 kHz bandwidth
- Total output error 1.5% at  $T_A = 25$ °C
- Small footprint, low-profile SOIC8 package
- 1.2 m $\Omega$  internal conductor resistance
- 2.1 kVRMS minimum isolation voltage from pins 1-4 to pins 5-8
- 5.0 V, single supply operation
- 66 to 185 mV/A output sensitivity
- Output voltage proportional to AC or DC currents
- Factory-trimmed for accuracy
- Extremely stable output offset voltage
- Nearly zero magnetic hysteresis
- Ratiometric output from supply voltage







### Package: 8 Lead SOIC (suffix LC)



Approximate Scale 1:1

#### Description


The Allegro™ ACS712 provides economical and precise solutions for AC or DC current sensing in industrial, commercial, and communications systems. The device package allows for easy implementation by the customer. Typical applications include motor control, load detection and management, switchmode power supplies, and overcurrent fault protection. The device is not intended for automotive applications.

The device consists of a precise, low-offset, linear Hall circuit with a copper conduction path located near the surface of the die. Applied current flowing through this copper conduction path generates a magnetic field which the Hall IC converts into a proportional voltage. Device accuracy is optimized through the close proximity of the magnetic signal to the Hall transducer. A precise, proportional voltage is provided by the low-offset, chopper-stabilized BiCMOS Hall IC, which is programmed for accuracy after packaging.

The output of the device has a positive slope ( ${}^{>}V_{IOUT(Q)}$ ) when an increasing current flows through the primary copper conduction path (from pins 1 and 2, to pins 3 and 4), which is the path used for current sampling. The internal resistance of this conductive path is 1.2 m $\Omega$  typical, providing low power loss. The thickness of the copper conductor allows survival of

Continued on the next page...

### **Typical Application**



Application 1. The ACS712 outputs an analog signal,  $V_{OUT}$ . that varies linearly with the uni- or bi-directional AC or DC primary sampled current,  $I_P$ , within the range specified.  $C_F$  is recommended for noise management, with values that depend on the application.

ACS712-DS, Rev. 16 June 5, 2017

## **ACS712**

## Fully Integrated, Hall Effect-Based Linear Current Sensor IC with 2.1 kVRMS Isolation and a Low-Resistance Current Conductor

#### **Description (continued)**

the device at up to 5× overcurrent conditions. The terminals of the conductive path are electrically isolated from the signal leads (pins 5 through 8). This allows the ACS712 to be used in applications requiring electrical isolation without the use of opto-isolators or other costly isolation techniques.

The ACS712 is provided in a small, surface mount SOIC8 package. The leadframe is plated with 100% matte tin, which is compatible with standard lead (Pb) free printed circuit board assembly processes. Internally, the device is Pb-free, except for flip-chip high-temperature Pb-based solder balls, currently exempt from RoHS. The device is fully calibrated prior to shipment from the factory.

#### **Selection Guide**

Part Number	Packing*	T <sub>A</sub> (°C)	Optimized Range, I <sub>P</sub> (A)	Sensitivity, Sens (Typ) (mV/A)
ACS712ELCTR-05B-T	Tape and reel, 3000 pieces/reel	-40 to 85	±5	185
ACS712ELCTR-20A-T	Tape and reel, 3000 pieces/reel	-40 to 85	±20	100
ACS712ELCTR-30A-T	Tape and reel, 3000 pieces/reel	-40 to 85	±30	66

<sup>\*</sup>Contact Allegro for additional packing options.

#### **Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V <sub>CC</sub>		8	V
Reverse Supply Voltage	V <sub>RCC</sub>		-0.1	V
Output Voltage	V <sub>IOUT</sub>		8	V
Reverse Output Voltage	V <sub>RIOUT</sub>		-0.1	V
Output Current Source	I <sub>IOUT(Source)</sub>		3	mA
Output Current Sink	I <sub>IOUT(Sink)</sub>		10	mA
Overcurrent Transient Tolerance	I <sub>P</sub>	1 pulse, 100 ms	100	А
Nominal Operating Ambient Temperature	T <sub>A</sub>	Range E	-40 to 85	°C
Maximum Junction Temperature	T <sub>J</sub> (max)		165	°C
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C

#### **Isolation Characteristics**


Characteristic Symbol		Notes	Rating	Unit
Dielectric Strength Test Voltage*	V <sub>ISO</sub>	Agency type-tested for 60 seconds per UL standard 60950-1, 1st Edition	2100	VAC
Working Voltage for Basic Isolation V <sub>WFSI</sub>		For basic (single) isolation per UL standard 60950-1, 1st Edition	354	VDC or V <sub>pk</sub>
Working Voltage for Reinforced Isolation	V <sub>WFRI</sub>	For reinforced (double) isolation per UL standard 60950-1, 1st Edition	184	VDC or V <sub>pk</sub>

<sup>\*</sup> Allegro does not conduct 60-second testing. It is done only during the UL certification process.


Parameter	Specification
Fire and Electric Shock	CAN/CSA-C22.2 No. 60950-1-03 UL 60950-1:2003 EN 60950-1:2001



#### **Functional Block Diagram**



#### **Pin-out Diagram**



#### **Terminal List Table**

Number	Name	Description	
1 and 2	IP+	Terminals for current being sampled; fused internally	
3 and 4	IP-	P— Terminals for current being sampled; fused internally	
5	GND	Signal ground terminal	
6	FILTER	Terminal for external capacitor that sets bandwidth	
7	VIOUT	Analog output signal	
8	VCC	Device power supply terminal	



## **ACS712**

# Fully Integrated, Hall Effect-Based Linear Current Sensor IC with 2.1 kVRMS Isolation and a Low-Resistance Current Conductor

#### COMMON OPERATING CHARACTERISTICS<sup>1</sup> over full range of $T_A$ , $C_F = 1$ nF, and $V_{CC} = 5$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
ELECTRICAL CHARACTERIS	TICS					
Supply Voltage	V <sub>CC</sub>		4.5	5.0	5.5	V
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, output open	_	10	13	mA
Output Capacitance Load	C <sub>LOAD</sub>	VIOUT to GND	_	-	10	nF
Output Resistive Load	R <sub>LOAD</sub>	VIOUT to GND	4.7	-	_	kΩ
Primary Conductor Resistance	R <sub>PRIMARY</sub>	T <sub>A</sub> = 25°C	-	1.2	_	mΩ
Rise Time	t <sub>r</sub>	$I_P = I_P(max), T_A = 25^{\circ}C, C_{OUT} = open$	_	3.5	_	μs
Frequency Bandwidth	f	-3 dB, T <sub>A</sub> = 25°C; I <sub>P</sub> is 10 A peak-to-peak	_	80	_	kHz
Nonlinearity	E <sub>LIN</sub>	Over full range of I <sub>P</sub>	_	1.5	_	%
Symmetry	E <sub>SYM</sub>	Over full range of I <sub>P</sub>	98	100	102	%
Zero Current Output Voltage	$V_{IOUT(Q)}$	Bidirectional; I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	_	V <sub>CC</sub> × 0.5	-	V
Power-On Time	t <sub>PO</sub>	Output reaches 90% of steady-state level, T <sub>J</sub> =25°C, 20 A present on leadframe	-	35	-	μs
Magnetic Coupling <sup>2</sup>			_	12	_	G/A
Internal Filter Resistance <sup>3</sup>	R <sub>F(INT)</sub>			1.7		kΩ

<sup>&</sup>lt;sup>1</sup>Device may be operated at higher primary current levels,  $I_P$ , and ambient,  $T_A$ , and internal leadframe temperatures,  $T_A$ , provided that the Maximum Junction Temperature,  $T_J$ (max), is not exceeded.

#### COMMON THERMAL CHARACTERISTICS<sup>1</sup>

			Min.	Тур.	Max.	Units
Operating Internal Leadframe Temperature	T <sub>A</sub>	E range	-40	_	85	°C
					Value	Units
Junction-to-Lead Thermal Resistance <sup>2</sup> R <sub>BJL</sub> Mounted on the Allegro ASEK 712 evaluation board				5	°C/W	
Junction-to-Ambient Thermal Resistance	Resistance $R_{\theta JA}$ Mounted on the Allegro 85-0322 evaluation board, includes the power consumed by the board		23	°C/W		

<sup>&</sup>lt;sup>1</sup>Additional thermal information is available on the Allegro website.



 $<sup>^{2}1</sup>G = 0.1 \text{ mT}.$ 

 $<sup>^3</sup>R_{\text{F(INT)}}$  forms an RC circuit via the FILTER pin.

<sup>&</sup>lt;sup>2</sup>The Allegro evaluation board has 1500 mm<sup>2</sup> of 2 oz. copper on each side, connected to pins 1 and 2, and to pins 3 and 4, with thermal vias connecting the layers. Performance values include the power consumed by the PCB. Further details on the board are available from the Frequently Asked Questions document on our website. Further information about board design and thermal performance also can be found in the Applications Information section of this datasheet.

#### **x05B PERFORMANCE CHARACTERISTICS**<sup>1</sup> $T_A = -40$ °C to 85°C, $C_F = 1$ nF, and $V_{CC} = 5$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions		Тур.	Max.	Units
Optimized Accuracy Range	I <sub>P</sub>			-	5	Α
Sensitivity	Sens	Over full range of I <sub>P,</sub> T <sub>A</sub> = 25°C	180	185	190	mV/A
Noise	V <sub>NOISE(PP)</sub>	Peak-to-peak, T <sub>A</sub> = 25°C, 185 mV/A programmed Sensitivity, C <sub>F</sub> = 47 nF, C <sub>OUT</sub> = open, 2 kHz bandwidth		21	_	mV
Zero Current Output Slope	۸۷	$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	_	-0.26	_	mV/°C
Zero current output Slope	$\Delta V_{OUT(Q)}$	T <sub>A</sub> = 25°C to 150°C	_	-0.08	_	mV/°C
Sensitivity Slope	tivity Slope \( \Delta Sens \)	$T_A = -40$ °C to 25°C	_	0.054	_	mV/A/°C
densitivity clope Adens		T <sub>A</sub> = 25°C to 150°C	_	-0.008	_	mV/A/°C
Total Output Error <sup>2</sup>	E <sub>TOT</sub>	$I_P = \pm 5 \text{ A}, T_A = 25^{\circ}\text{C}$	_	±1.5	_	%

<sup>&</sup>lt;sup>1</sup>Device may be operated at higher primary current levels,  $I_P$ , and ambient temperatures,  $T_A$ , provided that the Maximum Junction Temperature,  $T_{J(max)}$ , is not exceeded.

#### **x20A PERFORMANCE CHARACTERISTICS**<sup>1</sup> $T_A = -40$ °C to 85°C, $C_F = 1$ nF, and $V_{CC} = 5$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions		Тур.	Max.	Units
Optimized Accuracy Range	I <sub>P</sub>		-20	_	20	А
Sensitivity	Sens	Over full range of I <sub>P,</sub> T <sub>A</sub> = 25°C	96	100	104	mV/A
Noise	V <sub>NOISE(PP)</sub>	Peak-to-peak, $T_A = 25^{\circ}C$ , 100 mV/A programmed Sensitivity, $C_F = 47$ nF, $C_{OUT} =$ open, 2 kHz bandwidth		11	-	mV
Zero Current Output Slope	۸۷	$T_A = -40$ °C to 25°C	_	-0.34	_	mV/°C
Zero Current Output Slope	$\Delta V_{OUT(Q)}$	T <sub>A</sub> = 25°C to 150°C	_	-0.07	_	mV/°C
Sensitivity Slope	ΔSens	$T_A = -40$ °C to 25°C	-	0.017	_	mV/A/°C
Zoons		T <sub>A</sub> = 25°C to 150°C	-	-0.004	_	mV/A/°C
Total Output Error <sup>2</sup>	E <sub>TOT</sub>	$I_P = \pm 20 \text{ A}, T_A = 25^{\circ}\text{C}$	_	±1.5	_	%

<sup>&</sup>lt;sup>1</sup>Device may be operated at higher primary current levels,  $I_P$ , and ambient temperatures,  $T_A$ , provided that the Maximum Junction Temperature,  $T_J(max)$ , is not exceeded.

#### **x30A PERFORMANCE CHARACTERISTICS**<sup>1</sup> $T_A = -40$ °C to 85°C, $C_F = 1$ nF, and $V_{CC} = 5$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Optimized Accuracy Range	I <sub>P</sub>		-30	_	30	Α
Sensitivity	Sens	Over full range of I <sub>P</sub> , T <sub>A</sub> = 25°C	63	66	69	mV/A
Noise	V <sub>NOISE(PP)</sub>	Peak-to-peak, $T_A$ = 25°C, 66 mV/A programmed Sensitivity, $C_F$ = 47 nF, $C_{OUT}$ = open, 2 kHz bandwidth	-	7	_	mV
Zero Current Output Slope		$T_{\rm s} = -40^{\circ} \text{C}$ to 25°C	-	-0.35	_	mV/°C
Zero Gurrent Output Slope	$\Delta V_{OUT(Q)}$	T <sub>A</sub> = 25°C to 150°C	_	-0.08	_	mV/°C
Sensitivity Slope	ΔSens	$T_A = -40$ °C to 25°C	-	0.007	_	mV/A/°C
Gensitivity Slope	AGE/13	T <sub>A</sub> = 25°C to 150°C	-	-0.002	_	mV/A/°C
Total Output Error <sup>2</sup>	E <sub>TOT</sub>	$I_P = \pm 30 \text{ A}, T_A = 25^{\circ}\text{C}$	_	±1.5	-	%

<sup>&</sup>lt;sup>1</sup>Device may be operated at higher primary current levels,  $I_p$ , and ambient temperatures,  $T_A$ , provided that the Maximum Junction Temperature,  $T_J$ (max), is not exceeded.





<sup>&</sup>lt;sup>2</sup>Percentage of I<sub>P</sub>, with I<sub>P</sub> = 5 A. Output filtered.


 $<sup>^{2}</sup>$ Percentage of I<sub>P</sub>, with I<sub>P</sub> = 20 A. Output filtered.


<sup>&</sup>lt;sup>2</sup>Percentage of  $I_P$ , with  $I_P$  = 30 A. Output filtered.


#### Characteristic Performance Ip = 5 A. unless otherwise specified



























6


#### Characteristic Performance


I<sub>P</sub> = 20 A, unless otherwise specified




T<sub>A</sub> (°C)

-50






99.2



75


50





#### Characteristic Performance

 $I_{P}$  = 30 A, unless otherwise specified



2500 2495

2490


2485


-50


0


50 75 100 125


T<sub>A</sub> (°C)











### **Definitions of Accuracy Characteristics**

**Sensitivity (Sens).** The change in device output in response to a 1A change through the primary conductor. The sensitivity is the product of the magnetic circuit sensitivity (G/A) and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the full-scale current of the device.

**Noise** ( $V_{NOISE}$ ). The product of the linear IC amplifier gain (mV/G) and the noise floor for the Allegro Hall effect linear IC ( $\approx 1$  G). The noise floor is derived from the thermal and shot noise observed in Hall elements. Dividing the noise (mV) by the sensitivity (mV/A) provides the smallest current that the device is able to resolve.

**Linearity** ( $E_{LIN}$ ). The degree to which the voltage output from the IC varies in direct proportion to the primary current through its full-scale amplitude. Nonlinearity in the output can be attributed to the saturation of the flux concentrator approaching the full-scale current. The following equation is used to derive the linearity:

$$100 \left\{ 1 - \left[ \frac{\Delta \ \text{gain} \times \% \ \text{sat} \left( \ V_{\text{IOUT\_full-scale}} \ \text{amperes} - V_{\text{IOUT(Q)}} \right)}{2 \left( V_{\text{IOUT\_half-scale}} \ \text{amperes} - V_{\text{IOUT(Q)}} \right)} \right] \right\}$$

where  $V_{\text{IOUT\_full-scale amperes}}$  = the output voltage (V) when the sampled current approximates full-scale  $\pm I_P$ .

**Symmetry** ( $E_{SYM}$ ). The degree to which the absolute voltage output from the IC varies in proportion to either a positive or negative full-scale primary current. The following formula is used to derive symmetry:

$$100 \left( \frac{V_{\text{IOUT}} + \text{full-scale amperes} - V_{\text{IOUT}(Q)}}{V_{\text{IOUT}(Q)} - V_{\text{IOUT}} - \text{full-scale amperes}} \right)$$

**Quiescent output voltage (V**<sub>IOUT(Q)</sub>**).** The output of the device when the primary current is zero. For a unipolar supply voltage, it nominally remains at  $V_{CC}/2$ . Thus,  $V_{CC} = 5$  V translates into  $V_{IOUT(Q)} = 2.5$  V. Variation in  $V_{IOUT(Q)}$  can be attributed to the resolution of the Allegro linear IC quiescent voltage trim and thermal drift.

**Electrical offset voltage (V**<sub>OE</sub>). The deviation of the device output from its ideal quiescent value of  $V_{CC}/2$  due to nonmagnetic causes. To convert this voltage to amperes, divide by the device sensitivity, Sens.

**Accuracy (E** $_{TOT}$ ). The accuracy represents the maximum deviation of the actual output from its ideal value. This is also known as the total output error. The accuracy is illustrated graphically in the output voltage versus current chart at right.

Accuracy is divided into four areas:

- **0 A at 25°C.** Accuracy at the zero current flow at 25°C, without the effects of temperature.
- 0 A over Δ temperature. Accuracy at the zero current flow including temperature effects.
- Full-scale current at 25°C. Accuracy at the full-scale current at 25°C, without the effects of temperature.
- Full-scale current over Δ temperature. Accuracy at the full-scale current flow including temperature effects.

**Ratiometry**. The ratiometric feature means that its 0 A output,  $V_{IOUT(Q)}$ , (nominally equal to  $V_{CC}/2$ ) and sensitivity, Sens, are proportional to its supply voltage,  $V_{CC}$ . The following formula is used to derive the ratiometric change in 0 A output voltage,  $\Delta V_{IOUT(Q)RAT}$  (%).


$$100 \left( \frac{V_{\text{IOUT(Q)VCC}} / V_{\text{IOUT(Q)SV}}}{V_{\text{CC}} / 5 \text{ V}} \right)$$

The ratiometric change in sensitivity,  $\Delta Sens_{RAT}$  (%), is defined as:

$$100 \left( \frac{Sens_{VCC} / Sens_{5V}}{V_{CC} / 5 \text{ V}} \right)$$

### Output Voltage versus Sampled Current

Accuracy at 0 A and at Full-Scale Current








### **Definitions of Dynamic Response Characteristics**


**Power-On Time (t<sub>PO</sub>).** When the supply is ramped to its operating voltage, the device requires a finite time to power its internal components before responding to an input magnetic field. Power-On Time,  $t_{PO}$ , is defined as the time it takes for the output voltage to settle within  $\pm 10\%$  of its steady state value under an applied magnetic field, after the power supply has reached its minimum specified operating voltage,  $V_{CC}(min)$ , as shown in the chart at right.


**Rise time** ( $t_r$ ). The time interval between a) when the device reaches 10% of its full scale value, and b) when it reaches 90% of its full scale value. The rise time to a step response is used to derive the bandwidth of the device, in which  $f(-3 \text{ dB}) = 0.35/t_r$ . Both  $t_r$  and  $t_{RESPONSE}$  are detrimentally affected by eddy current losses observed in the conductive IC ground plane.













C<sub>F</sub> (nF)

Open

22

100

t<sub>r</sub> (µs)

3.5 5.8

17.5

73.5

88.2


291.3

### **Chopper Stabilization Technique**

Chopper Stabilization is an innovative circuit technique that is used to minimize the offset voltage of a Hall element and an associated on-chip amplifier. Allegro has a Chopper Stabilization technique that nearly eliminates Hall IC output drift induced by temperature or package stress effects. This offset reduction technique is based on a signal modulation-demodulation process. Modulation is used to separate the undesired DC offset signal from the magnetically induced signal in the frequency domain. Then, using a low-pass filter, the modulated DC offset is suppressed while the magnetically induced signal passes through

the filter. As a result of this chopper stabilization approach, the output voltage from the Hall IC is desensitized to the effects of temperature and mechanical stress. This technique produces devices that have an extremely stable Electrical Offset Voltage, are immune to thermal stress, and have precise recoverability after temperature cycling.


This technique is made possible through the use of a BiCMOS process that allows the use of low-offset and low-noise amplifiers in combination with high-density logic integration and sample and hold circuits.




Concept of Chopper Stabilization Technique




### **Typical Applications**




Application 2. Peak Detecting Circuit



Application 4. Rectified Output. 3.3 V scaling and rectification application for A-to-D converters. Replaces current transformer solutions with simpler ACS circuit. C1 is a function of the load resistance and filtering desired. R1 can be omitted if the full range is desired.



Application 3. This configuration increases gain to 610 mV/A (tested using the ACS712ELC-05A).



Application 5. 10 A Overcurrent Fault Latch. Fault threshold set by R1 and R2. This circuit latches an overcurrent fault and holds it until the 5 V rail is powered down.

#### Improving Sensing System Accuracy Using the FILTER Pin

In low-frequency sensing applications, it is often advantageous to add a simple RC filter to the output of the device. Such a low-pass filter improves the signal-to-noise ratio, and therefore the resolution, of the device output signal. However, the addition of an RC filter to the output of a sensor IC can result in undesirable device output attenuation — even for DC signals.

Signal attenuation,  $\Delta V_{ATT}$ , is a result of the resistive divider effect between the resistance of the external filter,  $R_F$  (see Application 6), and the input impedance and resistance of the customer interface circuit,  $R_{INTFC}$ . The transfer function of this resistive divider is given by:


$$\Delta V_{\rm ATT} = V_{\rm IOUT} \left( \frac{R_{\rm INTFC}}{R_{\rm F} + R_{\rm INTFC}} \right) \quad \bullet$$

Even if R<sub>F</sub> and R<sub>INTFC</sub> are designed to match, the two individual resistance values will most likely drift by different amounts over


temperature. Therefore, signal attenuation will vary as a function of temperature. Note that, in many cases, the input impedance,  $R_{INTFC}$ , of a typical analog-to-digital converter (ADC) can be as low as  $10\ k\Omega$ .

The ACS712 contains an internal resistor, a FILTER pin connection to the printed circuit board, and an internal buffer amplifier. With this circuit architecture, users can implement a simple RC filter via the addition of a capacitor,  $C_F$  (see Application 7) from the FILTER pin to ground. The buffer amplifier inside of the ACS712 (located after the internal resistor and FILTER pin connection) eliminates the attenuation caused by the resistive divider effect described in the equation for  $\Delta V_{ATT}$ . Therefore, the ACS712 device is ideal for use in high-accuracy applications that cannot afford the signal attenuation associated with the use of an external RC low-pass filter.


Application 6. When a low pass filter is constructed externally to a standard Hall effect device, a resistive divider may exist between the filter resistor,  $R_{\text{F}}$ , and the resistance of the customer interface circuit,  $R_{\text{INTFC}}$ . This resistive divider will cause excessive attenuation, as given by the transfer function for  $\Delta V_{\text{ATT}}$ .



Application 7. Using the FILTER pin provided on the ACS712 eliminates the attenuation effects of the resistor divider between  $R_{\text{F}}$  and  $R_{\text{INTFC}}$ , shown in Application 6.



### Package LC, 8-pin SOIC




For Reference Only; not for tooling use (reference MS-012AA) Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

A Terminal #1 mark area

Branding scale and appearance at supplier discretion

Reference land pattern layout (reference IPC7351 SOIC127P600X175-8M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances



PCB Layout Reference View



<u>Standard Branding Reference View</u>

N = Device part number

T = Device temperature range

P = Package Designator A = Amperage

L = Lot number

Belly Brand = Country of Origin



14

## **ACS712**

# Fully Integrated, Hall Effect-Based Linear Current Sensor IC with 2.1 kVRMS Isolation and a Low-Resistance Current Conductor

#### **Revision History**

Revision	Revision Date	Description of Revision		
15	November 16, 2012 Update rise time and isolation, I <sub>OUT</sub> reference patents			
16	June 5, 2017	Updated product status		

Copyright ©2006-2017, Allegro MicroSystems, LLC

The products described herein are protected by U.S. patents: 5,621,319; 7,598,601; and 7,709,754.

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

