# **Article Summary**

General-purpose programmable photonic processor for advanced radiofrequency applications


### Introduction

- Programmable photonic circuits manipulate the flow of light on a chip by electrically controlling a set of tunable analog gates connected by optical waveguides.
- The limitations by complexity in photonic circuits can be mitigated by using compact footprint, modular and scalable fabrication methods of integrated photonic circuits.
- Integrated Microwave Photonics (MWP) allowed a dramatic reduction on size and complexity but lack on reconfigurability.
- Creating a circuit that can fulfill numerous applications, mitigate several application cycles and long fabrication costs and time.
- This processor can work in frequency ranges of up to 100 GHz featuring power consumption values of a few Watts.

# Results

The general-purpose photonic processor presented in this work aggregates:


- The optical layer;
- The control layer;
- The software layer;



# Optical Layer

#### In this layer we have:

- 72 Programmable Unit Cells (PUC) in flatted hexagonal mesh topology;
- Optoelectronic monitoring unit array;
- Four high-performance filters;
- This chip is connected optically through a fiber array with 64 ports, from where 28 are routed to the mesh core and electronically through a wire bounding interconnection to a Printed Circuit Board (PCB).



# Optical Layer

The chip is optimized for C-band operation. Mesh core has 40 outputs, 12 connected to on-chip high performance blocks.

- The insertion loss and efficiency are 0.48/PUC and 1.3mW/ $\pi$ .
- The length and basic delay unit are also characterized as 811 um and 11.2 ps.
- Propagation losses are measured between 1.5 and 2.5 dB/cm for different waveguide widths and dies.
- Fiber-chip coupling loss employed are 3dB loss per facet or 10.5dB.

# Control and Software Layers


In this layers we have:


- 304 on-chip phase actuators;
- 40 on-chip photo-detectors;
- An software running in the LU with overall operation and can get instant data. The reconfiguration time of the system is 15-90ms.
- The software layer includes the back-end functions necessary to maintain the chip temperature stable, drive and read from the photonic electro-optic components;

# **CROW Filter**

This example is an Coupled Resonant Waveguide Filter (CROW), featuring three coupled-ring cavities of 6 Basic Unit Length (BUL), his filter has two complementary outputs representing the reflection and transmission of a resonant filter. (CS: Cross State switch, BS: Bar State switch, TC: Tunable Coupler, AV:


available)






#### **UMZI** lattice filter


This example uses a 2BUL path imbalance to create an third-order unbalanced Mach-Zehnder Interferometers (UMZI) lattice filter .The filter has an 21dB extinction ratio and 44.95 GHz FSR with the bandpass position fully tunable.





# Tunable delay lines and beamforming

The processor to enable a four-element beamformer capable of pointing up to 9 angles (4 positive, broadside and 4 negative in a  $-55^{\circ}$  to  $55^{\circ}$  range where  $\Delta L = 1$  BUL $\rightarrow \theta = 13.7^{\circ}$ ,  $\Delta L = 2$  BUL $\rightarrow \theta = 27.4^{\circ}$ ,  $\Delta L = 3$  BUL $\rightarrow \theta = 41.25^{\circ}$ ,  $\Delta L = 4$  BUL $\rightarrow \theta = 54.9^{\circ}$  and a similar reversed configuration provided the negative pointing angles.



### Discussion

- Operation frequency ranges in the 15 to 45 GHz band have been demonstrated but even higher frequency ranges can be achieved by reducing the BUL.
- The Current value of 811 μm can be lowered to around 200 μm thus reaching beyond 200 GHz operation bandwidth.
- Current value of around 0.48 dB/PUC can be lowered to figures around 0.1 dB/PUC.
- We estimate that the current figure of 1.91 actuators per mm2 chip can be upgraded to 10 actuators per mm2.
- The Power consumption of around 1–2 mW/ $\pi$  per phase shifter already achievable, we envisage full cores with over one thousand operating PUCs consuming 1 watts or less.

### Methods

- The photonic core was fabricated using 130 nm lithography process in SOI wafers with a 220-nm thick silicon overlayer and a 3-µm thick buried oxide layer.
- Germanium on silicon is employed for on-chip photodetection.
- A Printed Circuit Board (PCB) is also attached to the copper structure and a wire bonding process was used to provide electrical connections between the die and the PCB.
- A fiber array with a pitch distance of 127 μm was fixed to the on-chip edge coupler array of the die by active alignment and epoxy.