### **CARP Op-Codes**

	31	27	26	25	24	20	19	15	14	12	11	7	6	0	
		funct7				rs2	r	s1	fun	ct3		rd	opo	:ode	R-type
Г		in	nm[	11:0	)]		r	s1	fun	ct3		rd	орс	ode	I-type
Г	i	mm[11:5	5]			rs2	r	s1	fun	ct3	im	m[4:0]	opo	ode	S-type
	im	ım[12 10	:5]			rs2	r	s1	fun	ct3	imm	[4:1 11]	орс	ode	B-type
					im	m[31:12]						rd	opo	ode	U-type
				imn	ո[20	10:1 11 1	9:12]					rd	орс	code	J-type

#### **RV32I Base Instruction Set**

Imm   31:12   rd   0010111   AUIPC   Imm   31:12   rd   0010111   AUIPC   Imm   31:12   rd   0010111   JAL   Imm   11:01   rs1   000   rd   1101111   JAL   Imm   11:01:5   rs2   rs1   000   imm   4:111   1100011   BEQ   Imm   12:10:5   rs2   rs1   001   imm   4:111   1100011   BIT   Imm   12:10:5   rs2   rs1   100   imm   4:111   1100011   BIT   Imm   12:10:5   rs2   rs1   101   imm   4:111   1100011   BIT   Imm   12:10:5   rs2   rs1   101   imm   4:111   1100011   BIT   Imm   12:10:5   rs2   rs1   101   imm   4:111   1100011   BIT   Imm   12:10:5   rs2   rs1   110   imm   4:111   1100011   BGE   Imm   12:10:5   rs2   rs1   110   imm   4:111   1100011   BGE   Imm   11:0   rs1   000   rd   0000011   LH   Imm   11:0   rs1   100   rd   0000011   LH   Imm   11:0   rs1   100   rd   0000011   LH   Imm   11:0   rs1   100   rd   0000011   LH   Imm   11:0   rs2   rs1   000   imm   4:0   0100011   SB   Imm   11:5   rs2   rs1   000   imm   4:0   0100011   SB   Imm   11:0   rs1   010   rd   0010011   SW   Imm   11:0   rs1   010   rd   0010011   SW   Imm   11:0   rs1   010   rd   0010011   SW   Imm   11:0   rs1   010   rd   0010011   SUT   Imm   11:0   rs1   110   rd   0010011   SUT   Imm   11:0   rs1   110   rd   0010011   SUT   Imm   11:0   rs1   110   rd   0010011   SUT   Imm   11:0   rs2   rs1   000   rd   0010011   SUT   Imm   11:0   Imm   11:0   Imm   11:0   Imm   11:0   Imm   11:0   Imm   1		imm[31:12] rd 0110111 LUI										
imm[12]10:5]         rs2         rs1         000         rd         1100111         JALR           imm[12]10:5]         rs2         rs1         000         imm[4:1]11         1100011         BEQ           imm[12]10:5]         rs2         rs1         001         imm[4:1]11         1100011         BNE           imm[12]10:5]         rs2         rs1         100         imm[4:1]11         1100011         BLT           imm[12]10:5]         rs2         rs1         101         imm[4:1]11         1100011         BGE           imm[12]10:5]         rs2         rs1         110         imm[4:1]11         1100011         BGE           imm[12]10:5         rs2         rs1         110         imm[4:1]11         1100011         BGE           imm[11:0]         rs1         000         rd         0000011         LB           imm[11:0]         rs1         001         rd         0000011         LW           imm[11:0]         rs1         100         rd         0000011         LW           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH           imm[11:5]         rs2         rs1         010												
imm[12]10:5]         rs2         rs1         000         imm[4:1]1]         1100011         BEQ           imm[12]10:5]         rs2         rs1         001         imm[4:1]11         1100011         BNE           imm[12]10:5]         rs2         rs1         100         imm[4:1]11         1100011         BLT           imm[12]10:5]         rs2         rs1         101         imm[4:1]11         1100011         BLT           imm[12]10:5]         rs2         rs1         110         imm[4:1]11         1100011         BGE           imm[11:0]         rs2         rs1         100         rd         00000011         LB           imm[11:0]         rs1         000         rd         0000011         LB           imm[11:0]         rs1         010         rd         0000011         LW           imm[11:0]         rs1         101         rd         0000011         LBU           imm[11:0]         rs1         100         rd         0000011         LHU           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SH           imm[11:6]         rs2         rs1         001         imm[4:0]         0100011<				10:1 11 19								
imm   12   10:5   rs2   rs1   001   imm   4:1   11   1100011   BLT   imm   12   10:5   rs2   rs1   100   imm   4:1   11   1100011   BLT   imm   12   10:5   rs2   rs1   101   imm   4:1   11   1100011   BLT   imm   12   10:5   rs2   rs1   101   imm   4:1   11   1100011   BLT   imm   12   10:5   rs2   rs1   110   imm   4:1   11   1100011   BLT   imm   12   10:5   rs2   rs1   111   imm   4:1   11   1100011   BGE   imm   11:0   rs1   000   rd   00000011   LB   imm   11:0   rs1   001   rd   00000011   LB   imm   11:0   rs1   010   rd   00000011   LB   imm   11:0   rs1   101   rd   00000011   LB   imm   11:0   rs1   101   rd   00000011   LB   imm   11:0   rs1   101   rd   00000011   LB   imm   11:5   rs2   rs1   000   imm   4:0   0100011   SB   imm   11:5   rs2   rs1   000   imm   4:0   0100011   SB   imm   11:0   rs1   010   rd   0010011   SH   imm   11:0   rs1   010   rd   0010011   SU   Imm   11:0   rs1   110   rd   0010011   SU   Imm   11:0   rs2   rs1   001   rd   0010011   SU   Imm   11:0   rs2   rs1   101   rd   0010011   SU   Imm   11:0   Ts1   Ts1			)]									
imm[12]10:5]         rs2         rs1         100         imm[4:1]1]         1100011         BLT           imm[12]10:5]         rs2         rs1         101         imm[4:1]1]         1100011         BGE           imm[12]10:5]         rs2         rs1         110         imm[4:1]1]         1100011         BGEU           imm[12]10:5]         rs2         rs1         111         imm[4:1]1]         1100011         BGEU           imm[11:0]         rs1         000         rd         0000011         LB           imm[11:0]         rs1         001         rd         0000011         LH           imm[11:0]         rs1         100         rd         0000011         LH           imm[11:0]         rs1         100         rd         0000011         LHU           imm[11:0]         rs1         101         rd         0000011         LHU           imm[11:0]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:0]         rs2         rs1         010         imm[4:0]         0100011         SW           imm[11:0]         rs1         010         rd         0010011         SLTI												
imm[12]10:5]         rs2         rs1         110         imm[4:1]1]         1100011         BLTU           imm[12]10:5]         rs2         rs1         111         imm[4:1]1]         1100011         BGEU           imm[11:0]         rs1         000         rd         00000011         LB           imm[11:0]         rs1         001         rd         0000011         LW           imm[11:0]         rs1         100         rd         00000011         LW           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SW           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SW           imm[11:0]         rs1         010         imm[4:0]         0100011         SW           imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         101         rd         0010011         SLTIU           imm[11:0]         rs1         101         rd         0010011         SCTIU           imm[11:0]												
mm   12   10   5   rs2   rs1   111   mm   4   1   11   1100011   LB												
imm[11:0]         rs1         000         rd         0000011         LB           imm[11:0]         rs1         001         rd         0000011         LH           imm[11:0]         rs1         010         rd         0000011         LW           imm[11:0]         rs1         100         rd         0000011         LBU           imm[11:0]         rs1         101         rd         0000011         LHU           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH           imm[11:0]         rs1         000         rd         0010011         SW           imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         100         rd         0010011         SCRI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         111         rd         0010011         ANDI												
imm[11:0]         rs1         001         rd         0000011         LH           imm[11:0]         rs1         010         rd         0000011         LW           imm[11:0]         rs1         100         rd         0000011         LW           imm[11:0]         rs1         101         rd         00000011         LHU           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SH           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH           imm[11:0]         rs1         000         rd         0010011         SW           imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         100         rd         0010011         SLTIU           imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0010011         XORI           imm[11:0]         rs1         111         rd         0010011         XORI           imm[11:0]         rs1         111         rd         0010011         XORI </td <td></td> <td></td> <td></td> <td>rs2</td> <td></td> <td></td> <td>imm[4:1 11]</td> <td></td> <td></td>				rs2			imm[4:1 11]					
imm[11:0]         rs1         010         rd         0000011         LW           imm[11:0]         rs1         100         rd         0000011         LBU           imm[11:5]         rs2         rs1         101         rd         0000011         LHU           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SW           imm[11:0]         rs1         000         rd         0010011         SW           imm[11:0]         rs1         010         rd         0010011         SLTIU           imm[11:0]         rs1         110         rd         0010011         SCTIU           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         111         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SRI           0000000         shamt         rs1         101 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>												
imm[11:0]         rs1         100         rd         0000011         LBU           imm[11:0]         rs1         101         rd         0000011         LHU           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SW           imm[11:0]         rs1         010         rd         0010011         ADDI           imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         100         rd         0010011         SLTIU           imm[11:0]         rs1         110         rd         0010011         SCRIU           imm[11:0]         rs1         110         rd         0010011         ORI           imm[11:0]         rs1         110         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SRI           0000000         shamt         rs1         101         rd         0010011         SRI           0100000         rs2         rs1         000 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>												
imm[11:0]         rs1         101         rd         0000011         LHU           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH           imm[11:0]         rs2         rs1         010         imm[4:0]         0100011         SW           imm[11:0]         rs1         000         rd         0010011         ADDI           imm[11:0]         rs1         011         rd         0010011         SLTI           imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         001001         XORI           imm[11:0]         rs1         110         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0	i	mm[11:0	)]		rs1		rd	0000011				
imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH           imm[11:5]         rs2         rs1         010         imm[4:0]         0100011         SW           imm[11:0]         rs1         000         rd         0010011         SLTI           imm[11:0]         rs1         010         rd         0010011         SLTI U           imm[11:0]         rs1         100         rd         0010011         XORI ORI ORI ORI ORI ORI ORI ORI ORI ORI					rs1			0000011				
imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH           imm[11:5]         rs2         rs1         010         imm[4:0]         0100011         SW           imm[11:0]         rs1         000         rd         0010011         ADDI           imm[11:0]         rs1         010         rd         0010011         SLTIU           imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         111         rd         0010011         ANDI           imm[11:0]         rs1         110         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SLLI           0000000         shamt         rs1         101         rd         0010011         SRLI           0100000         shamt         rs1         101         rd         0010011         SRLI           0100000         rs2         rs1	i	mm[11:0	)]		rs1			0000011				
imm[11:5]         rs2         rs1         010         imm[4:0]         0100011         SW           imm[11:0]         rs1         000         rd         0010011         ADDI           imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         011         rd         0010011         SLTIU           imm[11:0]         rs1         100         rd         0010011         ANDI           imm[11:0]         rs1         110         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         ADD           0100000         rs2         rs1         000         rd         0110011         ADD           0000000         rs2         rs1         001         rd         0110011         SLT           0000000	imm[11:	5]			rs1	000	imm[4:0]	0100011	SB			
imm[11:0]         rs1         000         rd         0010011         ADDI           imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         011         rd         0010011         SLTIU           imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SLI           0000000         shamt         rs1         101         rd         0010011         SRI           0000000         shamt         rs1         101         rd         0010011         SRI           0100000          shamt         rs1         101         rd         0010011         SRI           0100000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         SRAI           0000000         rs2         rs1         001         rd         0110011         SLT           0000000 <t< td=""><td>imm[11:</td><td>5]</td><td></td><td>rs2</td><td>rs1</td><td>001</td><td>imm[4:0]</td><td>0100011</td><td>SH</td></t<>	imm[11:	5]		rs2	rs1	001	imm[4:0]	0100011	SH			
imm[11:0]         rs1         010         rd         0010011         SLTI           imm[11:0]         rs1         011         rd         0010011         SLTIU           imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         111         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SLLI           0000000         shamt         rs1         101         rd         0010011         SRLI           0100000         shamt         rs1         101         rd         0010011         SRLI           0100000         rs2         rs1         000         rd         0110011         ADD           0100000         rs2         rs1         000         rd         0110011         SLB           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         101         rd         0110011         SLT           0000000         rs	imm[11:	5]		rs2	rs1	010	imm[4:0]	0100011	SW			
imm[11:0]         rs1         011         rd         0010011         SLTIU           imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SLLI           0000000         shamt         rs1         101         rd         0010011         SRLI           0100000         shamt         rs1         101         rd         001001         SRLI           0100000         shamt         rs1         101         rd         0010011         SRLI           0100000         rs2         rs1         000         rd         0110011         SRAI           0000000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLT           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         101         rd         0110011         SRL	i	mm[11:0	)]		rs1	000	rd	0010011	ADDI			
imm[11:0]         rs1         100         rd         0010011         XORI           imm[11:0]         rs1         110         rd         0010011         ANDI           imm[11:0]         rs1         111         rd         0010011         ANDI           0000000         shamt         rs1         101         rd         0010011         SRLI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         SRAI           0000000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         101         rd         0110011         SLT           0000000         rs2         rs1         100         rd         0110011         SRL           0000000         rs2         rs1         101         rd         0110011         SRA	i	mm[11:0	)]		rs1	010	rd	0010011	SLTI			
imm[11:0]         rs1         110         rd         0010011         ORI           imm[11:0]         rs1         111         rd         0010011         ANDI           0000000         shamt         rs1         001         rd         0010011         SLLI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         ADD           0000000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         101         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA	i	mm[11:0	)		rs1	011	rd	0010011	SLTIU			
imm[11:0]         rs1         111         rd         0010011         ANDI           0000000         shamt         rs1         001         rd         0010011         SLLI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         ADD           0100000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SUB           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         011         rd         0110011         SLTU           0000000         rs2         rs1         100         rd         0110011         SR           0000000         rs2         rs1         101         rd         0110011         SR           0000000         rs2         rs1         101         rd         0110011         <	i	mm[11:0	)]		rs1	100	rd	0010011	XORI			
0000000         shamt         rs1         001         rd         0010011         SLLI           0000000         shamt         rs1         101         rd         0010011         SRAI           0100000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         011         rd         0110011         SLT           0000000         rs2         rs1         100         rd         0110011         SLT           0000000         rs2         rs1         100         rd         0110011         XOR           SRA         0000000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         AND           fm         pred         succ         rs1         000 </td <td>i</td> <td>mm[11:0</td> <td>)</td> <td></td> <td>rs1</td> <td>110</td> <td>rd</td> <td>0010011</td> <td>ORI</td>	i	mm[11:0	)		rs1	110	rd	0010011	ORI			
0000000         shamt         rs1         101         rd         0010011         SRLI           0100000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         ADD           0000000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         011         rd         0110011         SLTU           0000000          rs2         rs1         100         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         AND           fm         pred         succ         rs1         000         rd <td>i</td> <td>mm[11:0</td> <td>)]</td> <td></td> <td>rs1</td> <td>111</td> <td>rd</td> <td>0010011</td> <td>ANDI</td>	i	mm[11:0	)]		rs1	111	rd	0010011	ANDI			
0100000         shamt         rs1         101         rd         0010011         SRAI           0000000         rs2         rs1         000         rd         0110011         ADD           0100000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         100         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         SRA           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         SRA           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd	000000	0	9	shamt	rs1	001	rd	0010011	SLLI			
0000000         rs2         rs1         000         rd         0110011         ADD           0100000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         011         rd         0110011         SLTU           0000000         rs2         rs1         100         rd         0110011         SRL           0000000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE.TSO           0000         0001         0001         0000         00000 <td>000000</td> <td>0</td> <td>9</td> <td>shamt</td> <td>rs1</td> <td>101</td> <td>rd</td> <td>0010011</td> <td>SRLI</td>	000000	0	9	shamt	rs1	101	rd	0010011	SRLI			
0100000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         101         rd         0110011         SLTU           0000000         rs2         rs1         100         rd         0110011         SRL           0000000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         0000         0000         00000         000111         FENCE           0000         0001         0000         00000         00000         000111         FENCE           0000         0001         00000         000	010000	0	9	shamt	rs1	101	rd	0010011	SRAI			
0100000         rs2         rs1         000         rd         0110011         SUB           0000000         rs2         rs1         001         rd         0110011         SLL           0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         101         rd         0110011         XOR           0000000         rs2         rs1         100         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         0000         0000         00000         000111         FENCE           0000         0001         0000         00000         00000         000111         FENCE           0000         0001         0000         00000	000000	0		rs2	rs1	000	rd	0110011	ADD			
0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         011         rd         0110011         SLTU           0000000         rs2         rs1         100         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         0000         0000         00000         000111         FENCE.TSO           0000         0001         0000         00000         00000         000111         PAUSE           0000         000000000000         00000         00000         1110011         ECALL	010000	0		rs2	rs1	000	rd	0110011	SUB			
0000000         rs2         rs1         010         rd         0110011         SLT           0000000         rs2         rs1         011         rd         0110011         SLTU           0000000         rs2         rs1         100         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         0000         0000         00000         000111         FENCE.TSO           0000         0001         0000         00000         00000         000111         PAUSE           0000         000000000000         00000         00000         1110011         ECALL	000000	0		rs2	rs1	001	rd	0110011	SLL			
0000000         rs2         rs1         100         rd         0110011         XOR           0000000         rs2         rs1         101         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         00000         000         00000         000111         FENCE.TSO           0000         0001         0000         00000         00000         000111         PAUSE           0000         000000000000         00000         00000         1110011         ECALL	000000	0		rs2	rs1	010	rd	0110011	SLT			
0000000         rs2         rs1         101         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         00000         000         00000         000111         FENCE.TSO           0000         0001         0000         00000         00000         000111         PAUSE           0000000000000         00000         00000         1110011         ECALL	000000	0		rs2	rs1	011	rd	0110011	SLTU			
0000000         rs2         rs1         101         rd         0110011         SRL           0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         00000         000         00000         000111         FENCE.TSO           0000         0001         0000         00000         00000         000111         PAUSE           0000000000000         00000         00000         1110011         ECALL	000000	0		rs2	rs1	100	rd	0110011	XOR			
0100000         rs2         rs1         101         rd         0110011         SRA           0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         000111         FENCE           1000         0011         0011         0000         000         00000         000111         FENCE.TSO           0000         0001         0000         00000         00000         000111         PAUSE           0000         000000000000         00000         00000         1110011         ECALL	000000	0		rs2	rs1	101	rd		SRL			
0000000         rs2         rs1         110         rd         0110011         OR           0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         0001111         FENCE           1000         0011         0011         00000         000         00000         000111         FENCE.TSO           0000         0001         0000         0000         00000         000111         PAUSE           0000000000000         00000         00000         1110011         ECALL				rs2	rs1	101	rd		SRA			
0000000         rs2         rs1         111         rd         0110011         AND           fm         pred         succ         rs1         000         rd         0001111         FENCE           1000         0011         0011         00000         000         00000         0001111         FENCE.TSO           0000         0001         0000         0000         00000         0001111         PAUSE           0000000000000         00000         00000         1110011         ECALL					rs1		rd		OR			
fm         pred         succ         rs1         000         rd         0001111         FENCE           1000         0011         0011         00000         000         00000         0001111         FENCE.TSO           0000         0001         0000         0000         00000         0001111         PAUSE           0000000000000         00000         00000         1110011         ECALL												
1000         0011         0011         00000         000         00000         0001111         FENCE.TSO           0000         0001         0000         00000         00000         0001111         PAUSE           000000000000         00000         0000         00000         1110011         ECALL			d									
0000         0001         0000         00000         000         00000         0001111         PAUSE           000000000000         00000         000         00000         1110011         ECALL												
00000000000 0000 000 0000 1110011 ECALL												

### RV32/RV64 Zifencei Standard Extension

imm[11:0]	rs1	001	rd	0001111	FENCE.I

#### RV32/RV64 Zicsr Standard Extension

csr	rs1	001	rd	1110011	CSRRW
csr	rs1	010	rd	1110011	CSRRS
csr	rs1	011	rd	1110011	CSRRC
csr	uimm	101	rd	1110011	CSRRWI
csr	uimm	110	rd	1110011	CSRRSI
csr	uimm	111	rd	1110011	CSRRCI

#### **RV32M Standard Extension**

rs1	000	rd	0110011	MUL
rs1	001	rd	0110011	MULH
rs1	010	rd	0110011	MULHSU
rs1	011	rd	0110011	MULHU
rs1	100	rd	0110011	DIV
rs1	101	rd	0110011	DIVU
rs1	110	rd	0110011	REM
rs1	111	rd	0110011	REMU
)	rs1 rs1 rs1 rs1 rs1 rs1 rs1 rs1	rs1 001 rs1 010 rs1 010 rs1 011 rs1 100 rs1 101 rs1 101	rs1 001 rd rs1 010 rd rs1 010 rd rs1 011 rd rs1 100 rd rs1 100 rd rs1 101 rd rs1 101 rd	rs1 001 rd 0110011 rs1 010 rd 0110011 rs1 011 rd 0110011 rs1 100 rd 0110011 rs1 101 rd 0110011 rs1 101 rd 0110011 rs1 110 rd 0110011

#### **RV32A Standard Extension**

			***************************************	Jeanaara Ex	cension			
00010	aq	rl	00000	rs1	010	rd	0101111	LR.W
00011	aq	rl	rs2	rs1	010	rd	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAXU.W

#### **RV32C Standard Forms**

Format	Meaning	15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR	Register	funct	t4		rd	/rs1	L			r	s2			0	р
CI	Immediate	funct3	imm		rd	/rs1	L			ir	nm			0	р
CSS	Stack-relative Store	funct3		in	nm					ı	s2			0	р
CIW	Wide Immediate	funct3			i	mn	1					rd'		0	р
CL	Load	funct3	im	ım	Т	r	s1'		im	m		rd'		0	р
CS	Store	funct3	im	nm		r	s1′		im	m		rs2′		0	р
CA	Arithmetic	f	unct6			rd ′	/rs1	ľ	func	t2		rs2′		0	р
CB	Branch/Arithmetic	funct3	off	set		rd ′	/rs1	ľ		of	fset			0	р
CJ	Jump	funct3				ju	mp	tar	get					0	р

Compressed 16-bit RVC instruction formats.

# RISC-V REFERENCE

# **RISC-V Instruction Set**

### **Core Instruction Formats**

31 27 26 25	24 20	19	15	14	12	11	7	6	0	
funct7	rs2	rs1		fun	ct3	1	rd	opcode		R-type
imm[11:	0]	rs1		fun	ct3	1	rd	opcode		I-type
imm[11:5]	rs2	rs1		fun	ct3	imm	1[4:0]	opcode		S-type
imm[12 10:5]	rs2	rs1		fun	ct3	imm[	4:1 11]	opcode		B-type
	imm[31	:12]				1	rd	opcode		U-type
im	n[20 10:1	11 19:12]				1	rd	opcode		J-type

# **RV32I Base Integer Instructions**

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1   rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-extends
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6		rd = rs1   imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	rd = rs1 >> imm[0:4]	
srai	Shift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0	
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0	zero-extends
1b	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
1bu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
lhu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch $\geq$ (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	
ecall	Environment Call	I	1110011	0x0	imm=0x0	Transfer control to OS	
ebreak	Environment Break	I	1110011	0x0	imm=0x1	Transfer control to debugger	

### **Standard Extensions**

# **RV32M Multiply Extension**

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
mul	MUL	R	0110011	0x0	0x01	rd = (rs1 * rs2)[31:0]
mulh	MUL High	R	0110011	0x1	0x01	rd = (rs1 * rs2)[63:32]
mulsu	MUL High (S) (U)	R	0110011	0x2	0x01	rd = (rs1 * rs2)[63:32]
mulu	MUL High (U)	R	0110011	0x3	0x01	rd = (rs1 * rs2)[63:32]
div	DIV	R	0110011	0x4	0x01	rd = rs1 / rs2
divu	DIV (U)	R	0110011	0x5	0x01	rd = rs1 / rs2
rem	Remainder	R	0110011	0x6	0x01	rd = rs1 % rs2
remu	Remainder (U)	R	0110011	0x7	0x01	rd = rs1 % rs2

#### **RV32A Atomic Extension**

31	27 26 25	24	20 19	)	15 14	12	11 7	6 0		
func	t5 aq rl	rs2		rs1	fun	ıct3	rd	opcode		
5	1 1		5	5	3	3	5	7		
Inst	Name	FMT	Opcode	funct3	funct5	Des	scription (C)			
lr.w	Load Reserved	R	0101111	0x2	0x02	rd	= M[rs1], rese	rve M[rs1]		
SC.W	Store Conditional	R	0101111	0x2	0x03	if	(reserved) { M	[rs1] = rs2; rd = 0 }		
						else { rd = 1 }				
amoswap.w	Atomic Swap	R	0101111	0x2	0x01	rd	= M[rs1]; swap	(rd, rs2); M[rs1] = rd		
amoadd.w	Atomic ADD	R	0101111	0x2	0x00	rd	= M[rs1] + rs2	; M[rs1] = rd		
amoand.w	Atomic AND	R	0101111	0x2	0x0C	rd	= M[rs1] & rs2	; M[rs1] = rd		
amoor.w	Atomic OR	R	0101111	0x2	0x0A	rd	= M[rs1]   rs2	; M[rs1] = rd		
amoxor.w	Atomix XOR	R	0101111	0x2	0x04	rd	= M[rs1] ^ rs2	; M[rs1] = rd		
amomax.w	Atomic MAX	R	0101111	0x2	0x14	rd	= max(M[rs1],	rs2);		
amomin.w	Atomic MIN	R	0101111	0x2	0x10	rd	= min(M[rs1],	rs2); M[rs1] = rd		

# **RV32F / D Floating-Point Extensions**

Inst	Name	FMT	Opcode	funct3	funct5	Description (C)
flw	Flt Load Word	*				rd = M[rs1 + imm]
fsw	Flt Store Word	*				M[rs1 + imm] = rs2
fmadd.s	Flt Fused Mul-Add	*				rd = rs1 * rs2 + rs3
fmsub.s	Flt Fused Mul-Sub	*				rd = rs1 * rs2 - rs3
fnmadd.s	Flt Neg Fused Mul-Add	*				rd = -rs1 * rs2 + rs3
fnmsub.s	Flt Neg Fused Mul-Sub	*				rd = -rs1 * rs2 - rs3
fadd.s	Flt Add	*				rd = rs1 + rs2
fsub.s	Flt Sub	*				rd = rs1 - rs2
fmul.s	Flt Mul	*				rd = rs1 * rs2
fdiv.s	Flt Div	*				rd = rs1 / rs2
fsqrt.s	Flt Square Root	*				rd = sqrt(rs1)
fsgnj.s	Flt Sign Injection	*				rd = abs(rs1) * sgn(rs2)
fsgnjn.s	Flt Sign Neg Injection	*				rd = abs(rs1) * -sgn(rs2)
fsgnjx.s	Flt Sign Xor Injection	*				rd = rs1 * sgn(rs2)
fmin.s	Flt Minimum	*				rd = min(rs1, rs2)
fmax.s	Flt Maximum	*				rd = max(rs1, rs2)
fcvt.s.w	Flt Conv from Sign Int	*				rd = (float) rs1
fcvt.s.wu	Flt Conv from Uns Int	*				rd = (float) rs1
fcvt.w.s	Flt Convert to Int	*				rd = (int32_t) rs1
fcvt.wu.s	Flt Convert to Int	*				rd = (uint32_t) rs1
fmv.x.w	Move Float to Int	*				rd = *((int*) &rs1)
fmv.w.x	Move Int to Float	*				rd = *((float*) &rs1)
feq.s	Float Equality	*				rd = (rs1 == rs2) ? 1 : 0
flt.s	Float Less Than	*				rd = (rs1 < rs2) ? 1 : 0
fle.s	Float Less / Equal	*				rd = (rs1 <= rs2) ? 1 : 0
fclass.s	Float Classify	*				rd = 09

# **RV32C Compressed Extension**

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
funct	rd/rs1				rs2			О	p	CR-type				
funct3	imm	rd/rs1			imm			О	p	CI-type				
funct3	imm				rs2			0	p	CSS-type				
funct3		imm				•		rd'			0	p	CIW-type	
funct3	imm rs1'			im	m		rď		op CL-type					
funct3	imm			rc	l'/rs	1'	imm rs2'		О	p	CS-type			
funct3	imm rs1'			imm			0	p	CB-type					
funct3		offset					0	p	CJ-type					
														•

Inst	Name	FMT	OP	Funct	Description
c.lwsp	Load Word from SP	CI	10	010	lw rd, (4*imm)(sp)
c.swsp	Store Word to SP	CSS	10	110	sw rs2, (4*imm)(sp)
c.lw	Load Word	CL	00	010	lw rd', (4*imm)(rs1')
C.SW	Store Word	CS	00	110	sw rs1', (4*imm)(rs2')
c.j	Jump	CJ	01	101	jal x0, 2*offset
c.jal	Jump And Link	CJ	01	001	jal ra, 2*offset
c.jr	Jump Reg	CR	10	1000	jalr x0, rs1, 0
c.jalr	Jump And Link Reg	CR	10	1001	jalr ra, rs1, 0
c.beqz	Branch == 0	CB	01	110	beq rs', x0, 2*imm
c.bnez	Branch != 0	CB	01	111	bne rs', x0, 2*imm
c.li	Load Immediate	CI	01	010	addi rd, x0, imm
c.lui	Load Upper Imm	CI	01	011	lui rd, imm
c.addi	ADD Immediate	CI	01	000	addi rd, rd, imm
c.addi16sp	ADD Imm * 16 to SP	CI	01	011	addi sp, sp, 16*imm
c.addi4spn	ADD Imm * 4 + SP	CIW	00	000	addi rd', sp, 4*imm
c.slli	Shift Left Logical Imm	CI	10	000	slli rd, rd, imm
c.srli	Shift Right Logical Imm	CB	01	100x00	srli rd', rd', imm
c.srai	Shift Right Arith Imm	CB	01	100x01	srai rd', rd', imm
c.andi	AND Imm	CB	01	100x10	andi rd', rd', imm
c.mv	MoVe	CR	10	1000	add rd, x0, rs2
c.add	ADD	CR	10	1001	add rd, rd, rs2
c.and	AND	CS	01	10001111	and rd', rd', rs2'
c.or	OR	CS	01	10001110	or rd', rd', rs2'
c.xor	XOR	CS	01	10001101	xor rd', rd', rs2'
c.sub	SUB	CS	01	10001100	sub rd', rd', rs2'
c.nop	No OPeration	CI	01	000	addi x0, x0, 0
c.ebreak	Environment BREAK	CR	10	1001	ebreak

# **Pseudo Instructions**

Pseudoinstruction	Base Instruction(s)	Meaning	
la rd, symbol	<pre>auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]</pre>	Load address	
l{b h w d} rd, symbol	<pre>auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)</pre>	Load global	
s{b h w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)</pre>	Store global	
fl{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)</pre>	Floating-point load global	
fs{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)</pre>	Floating-point store global	
nop	addi x0, x0, 0	No operation	
li rd, immediate	Myriad sequences	Load immediate	
mv rd, rs	addi rd, rs, 0	Copy register	
not rd, rs	xori rd, rs, -1	One's complement	
neg rd, rs	sub rd, x0, rs	Two's complement	
negw rd, rs	subw rd, x0, rs	Two's complement word	
sext.w rd, rs	addiw rd, rs, 0	Sign extend word	
seqz rd, rs	sltiu rd, rs, 1	Set if = zero	
		Set if $\neq$ zero	
snez rd, rs	sltu rd, x0, rs	Set if $\neq$ zero	
sltz rd, rs sgtz rd, rs	slt rd, rs, x0	Set if < zero	
	slt rd, x0, rs		
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register	
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value	
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate	
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register	
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value	
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate	
beqz rs, offset	beq rs, x0, offset	Branch if = zero	
bnez rs, offset	bne rs, x0, offset	Branch if $\neq$ zero	
blez rs, offset	bge x0, rs, offset	Branch if $\leq$ zero	
bgez rs, offset	bge rs, x0, offset	Branch if $\geq$ zero	
bltz rs, offset	blt rs, x0, offset	Branch if < zero	
bgtz rs, offset	blt x0, rs, offset	Branch if > zero	
bgt rs, rt, offset	blt rt, rs, offset	Branch if >	
ble rs, rt, offset	bge rt, rs, offset	Branch if $\leq$	
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned	
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if $\leq$ , unsigned	
j offset	jal x0, offset	Jump	
jal offset	jal x1, offset	Jump and link	
jr rs	jalr x0, rs, 0	Jump register	
jalr rs	jalr x1, rs, 0	Jump and link register	
ret	jalr x0, x1, 0	Return from subroutine	
	auipc x1, offset[31:12]		
call offset	jalr x1, x1, offset[11:0]	Call far-away subroutine	
tail offset	auipc x6, offset[31:12] jalr x0, x6, offset[11:0]	Tail call far-away subroutine	
fence	fence iorw, iorw	Fence on all memory and I/O	
1 01100	TOTICE TOTW, TOTW	Tence on an memory and 1/0	

# Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	_
x1	ra	Return address	Callee
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP args/return values	Caller
f12-17	fa2-7	FP args	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller