

4/8/15 8:15 AM f=0.87 /Users/Lin/Dropbox/CIEE Project Files Team Shared/PCB/CAD files/Load_Sig_Sch.sch (Sheet: 1/1)