

PIC16F872 Data Sheet

28-Pin, 8-Bit CMOS FLASH Microcontroller with 10-Bit A/D

Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet.
 The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microID, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



PIC16F872

28-Pin, 8-Bit CMOS FLASH Microcontroller with 10-bit A/D

High Performance RISC CPU:

- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- · 2K x 14 words of FLASH Program Memory
- 128 bytes of Data Memory (RAM)
- 64 bytes of EEPROM Data Memory
- Pinout compatible to the PIC16C72A
- Interrupt capability (up to 10 sources)
- · Eight level deep hardware stack
- · Direct, Indirect and Relative Addressing modes


Peripheral Features:

- · High Sink/Source Current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- · One Capture, Compare, PWM module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 10-bit, 5-channel Analog-to-Digital converter (A/D)
- Synchronous Serial Port (SSP) with SPI[™] (Master mode) and I²C[™] (Master/Slave)
- Brown-out detection circuitry for Brown-out Reset (BOR)

CMOS Technology:

- Low power, high speed CMOS FLASH/EEPROM technology
- Wide operating voltage range: 2.0V to 5.5V
- · Fully static design
- Commercial, Industrial and Extended temperature ranges
- · Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 20 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current

Pin Diagram



Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- In-Circuit Serial Programming™ (ICSP™) via two pins
- · Single 5V In-Circuit Serial Programming capability
- In-Circuit Debugging via two pins
- Processor read/write access to program memory

Table of Contents

| 1.0 | Device Overview | 3 |
|-------|--|-----|
| 2.0 | Memory Organization | 7 |
| 3.0 | Data EEPROM and FLASH Program Memory | 23 |
| 4.0 | I/O Ports | 29 |
| 5.0 | Timer0 Module | 35 |
| 6.0 | Timer1 Module | 39 |
| 7.0 | Timer2 Module | 43 |
| 8.0 | Capture/Compare/PWM Module | 45 |
| 9.0 | Master Synchronous Serial Port (MSSP) Module | 51 |
| 10.0 | Analog-to-Digital Converter (A/D) Module | |
| 11.0 | Special Features of the CPU | 87 |
| 12.0 | Instruction Set Summary | 103 |
| 13.0 | Development Support | 111 |
| 14.0 | Electrical Characteristics | |
| 15.0 | DC and AC Characteristics Graphs and Tables | 139 |
| 16.0 | Packaging Information | 151 |
| Appe | ndix A: Revision History | 155 |
| Appe | ndix B: Conversion Considerations | 155 |
| Index | | 157 |
| On-Li | ne Support | 163 |
| Read | er Response | 164 |
| PIC16 | SF872 Product Identification System | 165 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information about the PIC16F872 microcontroller. Additional information may be found in the PICmicro™ Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary

document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The block diagram of the PIC16F872 architecture is shown in Figure 1-1. A pinout description is provided in Table 1-2.

TABLE 1-1: KEY FEATURES OF THE PIC16F872

| Operating Frequency | DC - 20 MHz |
|-------------------------------------|----------------------|
| RESETS (and Delays) | POR, BOR (PWRT, OST) |
| FLASH Program Memory (14-bit words) | 2K |
| Data Memory (bytes) | 128 |
| EEPROM Data Memory (bytes) | 64 |
| Interrupts | 10 |
| I/O Ports | Ports A, B, C |
| Timers | 3 |
| Capture/Compare/PWM module | 1 |
| Serial Communications | MSSP |
| 10-bit Analog-to-Digital Module | 5 input channels |
| Instruction Set | 35 Instructions |
| Packaging | 28-lead PDIP |
| | 28-lead SOIC |
| | 28-lead SSOP |

FIGURE 1-1: PIC16F872 BLOCK DIAGRAM




TABLE 1-2: PIC16F872 PINOUT DESCRIPTION

| Pin Name | Pin# | I/O/P Type | Buffer Type | Description |
|--------------------------------------|------|---------------|----------------|---|
| OSC1/CLKI OSC1 CLKI | 9 | I | ST/CMOS | Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC2/CLKO pin). |
| OSC2/CLKO OSC2 CLKO | 10 | 0 | _ | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| MCLR/VPP MCLR VPP | 1 | I/P | ST | Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active low RESET to the device. Programming voltage input. |
| RA0/AN0 RA0 AN0 | 2 | I/O | TTL | PORTA is a bi-directional I/O port. Digital I/O. |
| RA1/AN1 RA1 AN1 | 3 | I/O | TTL | Analog input 0. Digital I/O. Analog input 1. |
| RA2/AN2/VREF- RA2 AN2 VREF- | 4 | I/O | TTL | Digital I/O. Analog input 2. Negative analog reference voltage. |
| RA3/AN3/VREF+ RA3 AN3 VREF+ | 5 | I/O | TTL | Digital I/O. Analog input 3. Positive analog reference voltage. |
| RA4/T0CKI RA4 T0CKI | 6 | I/O | ST | Digital I/O; open drain when configured as output. Timer0 clock input. |
| RA5/SS/AN4 RA5 SS AN4 | 7 | I/O | TTL | Digital I/O. Slave Select for the Synchronous Serial Port. Analog input 4. |

Legend: I = input O = output I/O = input/output P = power

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

PIC16F872 PINOUT DESCRIPTION (CONTINUED) **TABLE 1-2:**

| Pin Name | Pin# | I/O/P Type | Buffer Type | Description |
|--------------------|-------|---------------|-----------------------|---|
| | | | | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. |
| RB0/INT | 21 | I/O | TTL/ST ⁽¹⁾ | |
| RB0 INT | | | | Digital I/O. External interrupt pin. |
| RB1 | 22 | I/O | TTL | Digital I/O. |
| RB2 | 23 | I/O | TTL | Digital I/O. |
| RB3/PGM | 24 | I/O | TTL | Digital 1/O. |
| RB3 PGM | 24 | 1/0 | 112 | Digital I/O. Low voltage ICSP programming enable pin. |
| RB4 | 25 | I/O | TTL | Digital I/O. |
| RB5 | 26 | I/O | TTL | Digital I/O. |
| RB6/PGC | 27 | I/O | TTL/ST ⁽²⁾ | |
| RB6 | | | | Digital I/O. |
| PGC | | | (2) | In-Circuit Debugger and ICSP programming clock. |
| RB7/PGD RB7 | 28 | I/O | TTL/ST ⁽²⁾ | Digital I/O |
| PGD | | | | Digital I/O. In-Circuit Debugger and ICSP programming data. |
| | | | | PORTC is a bi-directional I/O port. |
| RC0/T1OSO/T1CKI | 11 | I/O | ST | , |
| RC0 | | | | Digital I/O. |
| T10S0 | | | | Timer1 oscillator output. |
| T1CKI RC1/T1OSI | 12 | I/O | ST | Timer1 clock input. |
| RC1/11051 | 12 | 1/0 | 31 | Digital I/O. |
| T1OSI | | | | Timer1 oscillator input. |
| RC2/CCP1 | 13 | I/O | ST | |
| RC2 | | | | Digital I/O. |
| CCP1 | | | | Capture1 input/Compare1 output/PWM1 output. |
| RC3/SCK/SCL RC3 | 14 | I/O | ST | Digital I/O. |
| SCK | | | | Synchronous serial clock input/output for SPI mode. |
| SCL | | | | Synchronous serial clock input/output for I ² C mode. |
| RC4/SDI/SDA | 15 | I/O | ST | |
| RC4 | | | | Digital I/O. |
| SDI SDA | | | | SPI Data In pin (SPI mode). SPI Data I/O pin (I ² C mode). |
| RC5/SDO | 16 | I/O | ST | or i bata no pin (i o mode). |
| RC5 | | .,, | | Digital I/O. |
| SDO | | | | SPI Data Out pin (SPI mode). |
| RC6 | 17 | I/O | ST | Digital I/O. |
| RC7 | 18 | I/O | ST | Digital I/O. |
| Vss | 8, 19 | Р | _ | Ground reference for logic and I/O pins. |
| VDD | 20 | Р | _ | Positive supply for logic and I/O pins. |

Legend: I = input

O = output

I/O = input/output

P = power

-- = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

2.0 MEMORY ORGANIZATION

There are three memory blocks in the PIC16F872. The Program Memory and Data Memory have separate buses so that concurrent access can occur. Data memory is covered in this section; the EEPROM data memory and FLASH program memory blocks are detailed in Section 3.0.


Additional information on device memory may be found in the PICmicro™ Mid-Range Reference Manual (DS33023).

2.1 Program Memory Organization

The PIC16F872 has a 13-bit program counter capable of addressing an 8K word x 14 bit program memory space. The PIC16F872 device actually has 2K words of FLASH program memory. Accessing a location above the physically implemented address will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PIC16F872 PROGRAM MEMORY MAP AND STACK



2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

| RP1:RP0 | Bank |
|---------|------|
| 00 | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

| Note: | EEPROM Data Memory description can be |
|-------|--|
| | found in Section 4.0 of this data sheet. |

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register (FSR).

FIGURE 2-2: PIC16F872 REGISTER FILE MAP

| | File Address | | File Address | | File Address | | Fil Addr |
|------------------------|-----------------|--------------------------------|-----------------|---------------------|-----------------|-------------------------|-------------|
| Indirect addr.(*) | 00h | Indirect addr.(*) | 80h | Indirect addr.(*) | 100h | Indirect addr.(*) | 18 |
| TMR0 | 01h | OPTION_REG | 81h | TMR0 | 101h | OPTION_REG | 18 |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 18 |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 18 |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 18 |
| PORTA | 05h | TRISA | 85h | | 105h | | 18 |
| PORTB | 06h | TRISB | 86h | PORTB | 106h | TRISB | 18 |
| PORTC | 07h | TRISC | 87h | | 107h | | 18 |
| | 08h | | 88h | | 108h | | 18 |
| | 09h | | 89h | | 109h | | 18 |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18 |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 18 |
| PIR1 | 0Ch | PIE1 | 8Ch | EEDATA | 10Ch | EECON1 | 18 |
| PIR2 | 0Dh | PIE2 | 8Dh | EEADR | 10Dh | EECON2 | 18 |
| TMR1L | 0Eh | PCON | 8Eh | EEDATH | 10Eh | Reserved ⁽¹⁾ | 18 |
| TMR1H | 0Fh | | 8Fh | EEADRH | 10Fh | Reserved ⁽¹⁾ | 18 |
| T1CON | 10h | | 90h | | 110h | | 19 |
| TMR2 | 11h | SSPCON2 | 91h | | | | |
| T2CON | 12h | PR2 | 92h | | | | |
| SSPBUF | 13h | SSPADD | 93h | | | | |
| SSPCON | 14h | SSPSTAT | 94h | | | | |
| CCPR1L | 15h | | 95h | | | | |
| CCPR1H | 16h | | 96h | | | | |
| CCP1CON | 17h | | 97h | | | | |
| | 18h | | 98h | | | | |
| | 19h | | 99h | | | | |
| | 1Ah | | 9Ah | | | | |
| | 1Bh | | 9Bh | | | | |
| | 1Ch | | 9Ch | | | | |
| | 1Dh | | 9Dh | | | | |
| ADRESH | 1Eh | ADRESL | 9Eh | | | | |
| ADCON0 | 1Fh | ADCON1 | 9Fh | | 120h | | 1/ |
| | 20h | General Purpose Register | A0h | accesses 20h-7Fh | | accesses A0h - BFh | |
| General | | 32 Bytes | BFh | | | | 1E |
| Purpose Register | | | C0h | | | | 10 |
| - | | | 23.1 | | | | |
| 96 Bytes | | | EFh | | 16Fh 170h | | 1E |
| | | accesses | F0h | accesses | 17011 | accesses | 1F |
| | 7Fh | 70h-7Fh | FFh | 70h-7Fh | 17Fh | 70h-7Fh | 1F |
| Bank 0 | - / 1 11 | Bank 1 | | Bank 2 | | Bank 3 | • • • |
| Unimplem * Not a phys | | memory locations | s, read as | '0'. | | | |

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Details on page: |
|----------------------|---------|-------------|---|--------------|---------------|---------------|---------------|------------|-----------|--------------------------|------------------------|
| Bank 0 | | | | | | | | | | | |
| 00h ⁽²⁾ | INDF | | dressing this location uses contents of FSR to address data memory t a physical register) | | | | | | | | 21, 93 |
| 01h | TMR0 | Timer0 Mo | odule Regis | ter | | | | | | xxxx xxxx | 35, 93 |
| 02h ⁽²⁾ | PCL | Program (| Counter (PC |) Least Sign | ificant Byte | | | | | 0000 0000 | 20, 93 |
| 03h ⁽²⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12, 93 |
| 04h ⁽²⁾ | FSR | Indirect Da | ata Memory | Address Po | inter | | • | • | | xxxx xxxx | 21, 93 |
| 05h | PORTA | _ | _ | PORTA Da | ta Latch who | en written: P | ORTA pins | when read | | 0x 0000 | 29, 93 |
| 06h | PORTB | PORTB D | ata Latch w | hen written: | PORTB pin: | s when read | | | | xxxx xxxx | 31, 93 |
| 07h | PORTC | PORTC D | Data Latch w | hen written: | PORTC pin | s when read | | | | xxxx xxxx | 33, 93 |
| 08h | _ | Unimplem | nented | | | | | | | _ | _ |
| 09h | _ | Unimplem | nented | | | | | | | _ | _ |
| 0Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buff | er for the up | per 5 bits of | the Progra | m Counter | 0 0000 | 20, 93 |
| 0Bh ⁽²⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14, 93 |
| 0Ch | PIR1 | (3) | ADIF | (3) | (3) | SSPIF | CCP1IF | TMR2IF | TMR1IF | r0rr 0000 | 16, 93 |
| 0Dh | PIR2 | _ | (3) | _ | EEIF | BCLIF | _ | _ | (3) | -r-0 0r | 18, 93 |
| 0Eh | TMR1L | Holding R | egister for th | ne Least Sig | nificant Byte | of the 16-bi | t TMR1 Re | gister | | xxxx xxxx | 40, 94 |
| 0Fh | TMR1H | Holding R | egister for th | ne Most Sigr | nificant Byte | of the 16-bit | TMR1 Reg | ister | | xxxx xxxx | 40, 94 |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 00 0000 | 39, 94 |
| 11h | TMR2 | Timer2 Me | odule Regis | | | | | | | 0000 0000 | 43, 94 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | 43, 94 |
| 13h | SSPBUF | Synchron | ous Serial P | ort Receive | Buffer/Trans | mit Register | • | | | xxxx xxxx | 55, 94 |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 53, 94 |
| 15h | CCPR1L | Capture/C | Compare/PW | /M Register | 1 (LSB) | | | | | xxxx xxxx | 45, 94 |
| 16h | CCPR1H | Capture/C | Compare/PW | /M Register | 1 (MSB) | | | | | xxxx xxxx | 45, 94 |
| 17h | CCP1CON | _ | _ | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 45, 94 |
| 18h | _ | Unimplem | nented | | | | | | | _ | _ |
| 19h | _ | Unimplem | nented | | | | | | | _ | _ |
| 1Ah | _ | Unimplem | nented | | | | | | | _ | _ |
| 1Bh | _ | Unimplem | | | | | | | | _ | _ |
| 1Ch | _ | Unimplem | | | | | | | | _ | _ |
| 1Dh | _ | Unimplem | | | | | | | | _ | _ |
| 1Eh | ADRESH | | It Register F | | 1 | 1 | 1 | 1 | ı | xxxx xxxx | 84, 94 |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/ DONE | _ | ADON | 0000 00-0 | 79, 94 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

^{2:} These registers can be addressed from any bank.

^{3:} These bits are reserved; always maintain these bits clear.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Details on page: |
|----------------------|------------|-------------|---|---------------------------|--------------|---------------|----------------|------------|---------|--------------------------|------------------------|
| Bank 1 | | | | | | | | | | | |
| 80h ⁽²⁾ | INDF | | lressing this location uses contents of FSR to address data memory a physical register) | | | | | | | | 21, 93 |
| 81h | OPTION_REG | RBPU | RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 | | | | | | | 1111 1111 | 13, 94 |
| 82h ⁽²⁾ | PCL | Program | Counter (PC |) Least Sigr | ificant Byte | | • | | | 0000 0000 | 20, 93 |
| 83h ⁽²⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12, 93 |
| 84h ⁽²⁾ | FSR | Indirect da | ata memory | address poi | nter | • | | | • | xxxx xxxx | 21, 93 |
| 85h | TRISA | _ | _ | PORTA Da | ta Direction | Register | | | | 11 1111 | 29, 94 |
| 86h | TRISB | PORTB D | ata Direction | n Register | | | | | | 1111 1111 | 31, 94 |
| 87h | TRISC | PORTC D | Data Directio | n Register | | | | | | 1111 1111 | 33, 94 |
| 88h | _ | Unimplem | nented | | | | | | | _ | _ |
| 89h | _ | Unimplem | nented | | | | | | | _ | _ |
| 8Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffe | r for the upp | er 5 bits of t | he Program | Counter | 0 0000 | 20, 93 |
| 8Bh ⁽²⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14, 93 |
| 8Ch | PIE1 | (3) | ADIE | (3) | (3) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr 0000 | 15, 94 |
| 8Dh | PIE2 | _ | (3) | I | EEIE | BCLIE | _ | I | (3) | -r-0 0r | 17, 94 |
| 8Eh | PCON | _ | _ | 1 | _ | _ | _ | POR | BOR | qq | 19, 94 |
| 8Fh | _ | Unimplem | nented | | | | | | | _ | _ |
| 90h | _ | Unimplem | | | | | | | | _ | _ |
| 91h | SSPCON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 0000 | 54, 94 |
| 92h | PR2 | | eriod Registe | | | | | | | 1111 1111 | 43, 94 |
| 93h | SSPADD | Synchron | ous Serial P | ort (I ² C mod | le) Address | Register | | | | 0000 0000 | 58, 94 |
| 94h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 52, 94 |
| 95h | _ | Unimplem | nented | | | | | | | _ | _ |
| 96h | _ | Unimplem | | | | | | | | _ | _ |
| 97h | _ | Unimplem | | | | | | | | _ | _ |
| 95h | _ | Unimplem | | | | | | | | _ | _ |
| 95h | _ | Unimplem | | | | | | | | _ | _ |
| 9Ah | _ | Unimplem | | | | | | | | _ | _ |
| 9Bh | _ | Unimplem | | | | | | | | _ | _ |
| 9Ch | _ | | Unimplemented | | | | | | | | _ |
| 9Dh | _ | Unimplem | | | | | | | | _ | |
| 9Eh | ADRESL | | lt Register L | ow Byte | | | | 5055 | | xxxx xxxx | 84, 94 |
| 9Fh | ADCON1 | ADFM | _ | _ | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0 0000 | 80, 94 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- **3:** These bits are reserved; always maintain these bits clear.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Details on page: |
|-----------------------|------------|--|---|----------------|---------------|---------------|----------------|------------|-----------|--------------------------|------------------------|
| Bank 2 | | | | | | | | | | | |
| 100h ⁽²⁾ | INDF | | g this location | | ents of FSR | to address | data memo | ry | | 0000 0000 | 21, 93 |
| 101h | TMR0 | Timer0 Me | odule Regist | | xxxx xxxx | 35, 93 | | | | | |
| 102h ⁽²⁾ | PCL | Program (| Counter (PC | | 0000 0000 | 20, 93 | | | | | |
| 103h ⁽²⁾ | STATUS | IRP | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | 0001 1xxx | 12, 93 |
| 104h ⁽²⁾ | FSR | Indirect Da | ata Memory | Address Po | inter | l . | | I. | | xxxx xxxx | 21, 93 |
| 105h | _ | Unimplem | ented | | | | | | | _ | _ |
| 106h | PORTB | PORTB D | ata Latch w | hen written: | PORTB pins | s when read | | | | xxxx xxxx | 31, 93 |
| 107h | _ | Unimplem | ented | | | | | | | _ | _ |
| 108h | _ | Unimplem | ented | | | | | | | _ | _ |
| 109h | _ | Unimplem | ented | | | | | | | _ | _ |
| 10Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffe | r for the upp | er 5 bits of t | he Program | Counter | 0 0000 | 20, 93 |
| 10Bh ⁽²⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14, 93 |
| 10Ch | EEDATA | EEPROM | Data Regis | ter Low Byte |) | | | | | xxxx xxxx | 23, 94 |
| 10Dh | EEADR | EEPROM | Address Re | egister Low E | Byte | | | | | xxxx xxxx | 23, 94 |
| 10Eh | EEDATH | _ | _ | EEPROM [| Data Registe | r High Byte | | | | xxxx xxxx | 23, 94 |
| 10Fh | EEADRH | _ | _ | _ | EEPROM A | Address Reg | jister High E | Byte | | xxxx xxxx | 23, 94 |
| Bank 3 | | | | | | | | | | | |
| 180h ⁽²⁾ | INDF | | g this location | | ents of FSR | to address | data memo | ry | | 0000 0000 | 21, 93 |
| 181h | OPTION_REG | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 13, 94 |
| 182h ⁽²⁾ | PCL | Program (| Counter (PC |) Least Sig | nificant Byte |) | | | | 0000 0000 | 20, 93 |
| 183h ⁽²⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12, 93 |
| 184h ⁽²⁾ | FSR | Indirect Da | ata Memory | Address Po | inter | ! | ! | | ! | xxxx xxxx | 21, 93 |
| 185h | _ | Unimplem | ented | | | | | | | _ | _ |
| 186h | TRISB | PORTB D | ata Direction | n Register | | | | | | 1111 1111 | 31, 94 |
| 187h | _ | Unimplem | Unimplemented | | | | | | | _ | _ |
| 188h | _ | Unimplem | Unimplemented | | | | | | _ | _ | |
| 189h | _ | Unimplem | Unimplemented | | | | | | _ | _ | |
| 18Ah ^(1,2) | PCLATH | — — Write Buffer for the upper 5 bits of the Program Counter | | | | | | | m Counter | 0 0000 | 20, 93 |
| 18Bh ⁽²⁾ | INTCON | GIE | GIE PEIE TMROIE INTE RBIE TMROIF INTF RBIF | | | | | | 0000 000x | 14, 93 | |
| 18Ch | EECON1 | EEPGD — — WRERR WREN WR RD | | | | | | | RD | x x000 | 24, 94 |
| 18Dh | EECON2 | EEPROM | Control Reg | gister2 (not a | a physical re | gister) | | | | | 23, 94 |
| 18Eh | | Reserved | ; maintain cl | ear | | | | | | 0000 0000 | _ |
| 18Fh | _ | Reserved | ; maintain cl | ear | | | | | | 0000 0000 | _ |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

^{2:} These registers can be addressed from any bank.

^{3:} These bits are reserved; always maintain these bits clear.

2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
|-------|-------|-------|-----|-----|-------|-------|-------|
| IRP | RP1 | RP0 | TO | PD | Z | DC | С |
| bit 7 | | | | | | | bit 0 |

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6:5 RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z**: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

(for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

2.2.2.2 OPTION_REG Register

The OPTION_REG Register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG REGISTER (ADDRESS 81h, 181h)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 **RBPU:** PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 **T0CS**: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

| Bit Value | TMR0 Rate | WDT Rate |
|------------|--------------------|------------------|
| 000 001 | 1:2 1:4 | 1:1 1:2 |
| 010 | 1:8 | 1:4 |
| 011 100 | 1 : 16 1 : 32 | 1 : 8 1 : 16 |
| 101 110 | 1:64 | 1 : 32 1 : 64 |
| 111 | 1 : 128 1 : 256 | 1:128 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device

2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh, 18Bh)

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|---|-------|-------|--------|-------|-------|--------|-------|-------|
| | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF |
| ŀ | oit 7 | • | • | • | | | • | bit 0 |

Note:

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 PEIE: Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).

0 = None of the RB7:RB4 pins have changed state

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented I | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1 REGISTER (ADDRESS: 8Ch)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------|-------|----------|----------|-------|--------|--------|--------|
| reserved | ADIE | reserved | reserved | SSPIE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | | | | | | bit 0 |

bit 7 Reserved: Always maintain these bits clear bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt bit 5-4 Reserved: Always maintain these bits clear bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt bit 2 **CCP1IE**: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts. Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 REGISTER (ADDRESS: 0Ch)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------|-------|----------|----------|-------|--------|--------|--------|
| reserved | ADIF | reserved | reserved | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

Note:

- bit 7 Reserved: Always maintain these bits clear
- bit 6 ADIF: A/D Converter Interrupt Flag bit
 - 1 = An A/D conversion completed
 - 0 = The A/D conversion is not complete
- bit 5-4 Reserved: Always maintain these bits clear
- bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag
 - 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are:
 - SPI
 - A transmission/reception has taken place
 - I²C Slave
 - A transmission/reception has taken place
 - I²C Master
 - A transmission/reception has taken place
 - The initiated START condition was completed by the SSP module
 - The initiated STOP condition was completed by the SSP module
 - The initiated Restart condition was completed by the SSP module
 - The initiated Acknowledge condition was completed by the SSP module
 - A START condition occurred while the SSP module was idle (multi-master system)
 - A STOP condition occurred while the SSP module was idle (multi-master system)

0 = No SSP interrupt condition has occurred

bit 2 **CCP1IF**: CCP1 Interrupt Flag bit

Capture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode: Unused in this mode

- bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
 - 1 = TMR2 to PR2 match occurred (must be cleared in software)
 - 0 = No TMR2 to PR2 match occurred
- bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit
 - 1 = TMR1 register overflowed (must be cleared in software)
 - 0 = TMR1 register did not overflow

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bits for the CCP2 peripheral interrupt, the SSP bus collision interrupt, and the EEPROM write operation interrupt.

REGISTER 2-6: PIE2 REGISTER (ADDRESS: 8Dh)

| U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 |
|-------|----------|-----|-------|-------|-----|-----|----------|
| _ | reserved | _ | EEIE | BCLIE | _ | _ | reserved |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'

bit 6 Reserved: Always maintain this bit clear

bit 5 Unimplemented: Read as '0'

bit 4 **EEIE**: EEPROM Write Operation Interrupt Enable bit

1 = Enable EEPROM write interrupt0 = Disable EEPROM write interrupt

bit 3 BCLIE: Bus Collision Interrupt Enable bit

1 = Enable bus collision interrupt0 = Disable bus collision interrupt

bit 2-1 Unimplemented: Read as '0'

bit 0 Reserved: Always maintain this bit clear

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.2.2.7 PIR2 Register

The PIR2 register contains the flag bits for the CCP2 interrupt, the SSP bus collision interrupt and the EEPROM write operation interrupt.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-7: PIR2 REGISTER (ADDRESS: 0Dh)

| U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 |
|-------|----------|-----|-------|-------|-----|-----|----------|
| _ | reserved | _ | EEIF | BCLIF | _ | _ | reserved |
| bit 7 | | | | | | | bit 0 |

Note:

bit 7 **Unimplemented:** Read as '0'

bit 6 Reserved: Always maintain this bit clear

bit 5 Unimplemented: Read as '0'

bit 4 **EEIF**: EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software)
0 = The write operation is not complete or has not been started

bit 3 BCLIF: Bus Collision Interrupt Flag bit

1 = A bus collision has occurred in the SSP, when configured for I²C Master mode

0 = No bus collision has occurred

bit 2-1 Unimplemented: Read as '0'

bit 0 Reserved: Always maintain this bit clear

2.2.2.8 PCON Register

The Power Control (PCON) Register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external $\overline{\text{MCLR}}$ Reset.

BOR is unknown on POR. It must be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration Word).

REGISTER 2-8: PCON REGISTER (ADDRESS: 8Eh)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-1 |
|-------|-----|-----|-----|-----|-----|-------|-------|
| _ | _ | _ | _ | _ | _ | POR | BOR |
| bit 7 | | | | | | | bit 0 |

Note:

bit 7-2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:


R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the Application Note, "Implementing a Table Read" (AN556).

2.3.2 STACK

The PIC16FXXX family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Program Memory Paging

All PIC16FXXX devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. Since the PIC16F872 has only 2K words of program memory or one page, additional code is not required to ensure that the correct page is selected before a CALL or GOTO instruction is executed. The PCLATH<4:3> bits should always be maintained as zeros. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped off stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

Note: The contents of the PCLATH register are unchanged after a RETURN or RETFIE instruction is executed. The user must rewrite the contents of the PCLATH register for any subsequent subroutine calls or GOTO instructions.

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0'), will read 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-4.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

| | MOVLW | 0x20 | ;initialize pointer |
|----------|-------|-------|----------------------|
| | MOVWF | FSR | ;to RAM |
| NEXT | CLRF | INDF | clear INDF register; |
| | INCF | FSR,F | ;inc pointer |
| | BTFSS | FSR,4 | ;all done? |
| | GOTO | NEXT | ;no clear next |
| CONTINUE | | | |
| | : | | ;yes continue |
| | | | |

FIGURE 2-4: DIRECT/INDIRECT ADDRESSING



PIC16F872

NOTES:

3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The Data EEPROM and FLASH Program Memory are readable and writable during normal operation over the entire VDD range. These operations take place on a single byte for Data EEPROM memory and a single word for Program memory. A write operation causes an erase-then-write operation to take place on the specified byte or word. A bulk erase operation may not be issued from user code (which includes removing code protection).

Access to program memory allows for checksum calculation. The values written to Program memory do not need to be valid instructions. Therefore, numbers of up to 14 bits can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location, containing data that forms an invalid instruction, results in the execution of a NOP instruction.

The EEPROM Data memory is rated for high erase/write cycles (specification #D120). The FLASH Program memory is rated much lower (specification #D130) because EEPROM Data memory can be used to store frequently updated values. An on-chip timer controls the write time and it will vary with voltage and temperature, as well as from chip to chip. Please refer to the specifications for exact limits (specifications #D122 and #D133).

A byte or word write automatically erases the location and writes the new value (erase before write). Writing to EEPROM Data memory does not impact the operation of the device. Writing to Program memory will cease the execution of instructions until the write is complete. The program memory cannot be accessed during the write. During the write operation, the oscillator continues to run, the peripherals continue to function and interrupt events will be detected and essentially "queued" until the write is complete. When the write completes, the next instruction in the pipeline is executed and the branch to the interrupt vector will take place if the interrupt is enabled and occurred during the write.

Read and write access to both memories take place indirectly through a set of Special Function Registers (SFR). The six SFRs used are:

- EEDATA
- EEDATH
- EEADR
- EEADRH
- EECON1
- EECON2

The EEPROM Data memory allows byte read and write operations without interfering with the normal operation of the microcontroller. When interfacing to EEPROM Data memory, the EEADR register holds the address to be accessed. Depending on the operation, the EEDATA register holds the data to be written or the data read at the address in EEADR. The PIC16F872 has 64 bytes of EEPROM Data memory and therefore, requires that the two Most Significant bits of EEADR remain clear. EEPROM Data memory on these devices wraps around to 0 (i.e., 40h in the EEADR maps to 00h).

The FLASH Program memory allows non-intrusive read access, but write operations cause the device to stop executing instructions until the write completes. When interfacing to the Program memory, the EEADRH:EEADR registers pair forms a two-byte word which holds the 13-bit address of the memory location being accessed. The EEDATH:EEDATA register pair holds the 14-bit data for writes or reflects the value of program memory after a read operation. Just as in EEPROM Data memory accesses, the value of the EEADRH:EEADR registers must be within the valid range of program memory, depending on the device (0000h to 07FFh). Addresses outside of this range wrap around to 0000h (i.e., 0800h maps to 0000h).

3.1 EECON1 and EECON2 Registers

The EECON1 register is the control register for configuring and initiating the access. The EECON2 register is not a physically implemented register, but is used exclusively in the memory write sequence to prevent inadvertent writes.

There are many bits used to control the read and write operations to EEPROM Data and FLASH Program memory. The EEPGD bit determines if the access will be a program or data memory access. When clear, any subsequent operations will work on the EEPROM Data memory. When set, all subsequent operations will operate in the Program memory.

Read operations only use one additional bit, RD, which initiates the read operation from the desired memory location. Once this bit is set, the value of the desired memory location will be available in the data registers. This bit cannot be cleared by firmware. It is automatically cleared at the end of the read operation. For EEPROM Data memory reads, the data will be available in the EEDATA register in the very next instruction cycle after the RD bit is set. For program memory reads, the data will be loaded into the EEDATH:EEDATA registers, following the second instruction after the RD bit is set.

Write operations have two control bits. WR and WREN. and two status bits, WRERR and EEIF. The WREN bit is used to enable or disable the write operation. When WREN is clear, the write operation will be disabled. Therefore, the WREN bit must be set before executing a write operation. The WR bit is used to initiate the write operation. It also is automatically cleared at the end of the write operation. The interrupt flag EEIF (located in register PIR2) is used to determine when the memory write completes. This flag must be cleared in software before setting the WR bit. For EEPROM Data memory, once the WREN bit and the WR bit have been set, the desired memory address in EEADR will be erased followed by a write of the data in EEDATA. This operation takes place in parallel with the microcontroller continuing to execute normally. When the write is complete, the EEIF flag bit will be set. For program memory, once the WREN bit and the WR bit have been set, the microcontroller will cease to execute instructions. The

desired memory location pointed to by EEADRH:EEADR will be erased. Then the data value in EEDATH:EEDATA will be programmed. When complete, the EEIF flag bit will be set and the microcontroller will continue to execute code.

The WRERR bit is used to indicate when the device has been RESET during a write operation. WRERR should be cleared after Power-on Reset. Thereafter, it should be checked on any other RESET. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, following a RESET, the user should check the WRERR bit and rewrite the memory location if set. The contents of the data registers, address registers and EEPGD bit are not affected by either MCLR Reset or WDT Time-out Reset during normal operation.

REGISTER 3-1: EECON1 REGISTER (ADDRESS 18Ch)

| R/W-x | U-0 | U-0 | U-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 |
|-------|-----|-----|-----|-------|-------|-------|-------|
| EEPGD | _ | _ | _ | WRERR | WREN | WR | RD |
| bit 7 | | | | | | | bit 0 |

bit 7 **EEPGD**: Program/Data EEPROM Select bit

1 = Accesses Program memory

0 = Accesses data memory

(This bit cannot be changed while a read or write operation is in progress.)

bit 6-4 **Unimplemented:** Read as '0'

bit 3 WRERR: EEPROM Error Flag bit

1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during normal operation)

0 = The write operation completed

bit 2 WREN: EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the EEPROM

bit 1 WR: Write Control bit

1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

0 = Does not initiate an EEPROM read

Legend:

 $S = Settable \ bit$ $R = Readable \ bit$ $W = Writable \ bit$ $U = Unimplemented \ bit, read \ as '0' - n = Value \ at \ POR$ '1' = Bit is set '0' = Bit is cleared $X = Bit \ is \ unknown$

3.2 Reading the EEPROM Data Memory

Reading EEPROM Data memory only requires that the desired address to access be written to the EEADR register and clear the EEPGD bit. After the RD bit is set, data will be available in the EEDATA register on the very next instruction cycle. EEDATA will hold this value until another read operation is initiated or until it is written by firmware.

The steps to reading the EEPROM Data Memory are:

- Write the address to EEDATA. Make sure that the address is not larger than the memory size of the device.
- Clear the EEPGD bit to point to EEPROM Data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

EXAMPLE 3-1: EEPROM DATA READ

| BSF | STATUS, | RP1 | ; |
|-------|---------|-------|-----------------------|
| BCF | STATUS, | RP0 | ;Bank 2 |
| MOVF | ADDR, W | | ;Write address |
| MOVWF | EEADR | | ;to read from |
| BSF | STATUS, | RP0 | ;Bank 3 |
| BCF | EECON1, | EEPGD | ;Point to Data memory |
| BSF | EECON1, | RD | ;Start read operation |
| BCF | STATUS, | RP0 | ;Bank 2 |
| MOVF | EEDATA, | W | ;W = EEDATA |
| 1 | | | |

3.3 Writing to the EEPROM Data Memory

There are many steps in writing to the EEPROM Data memory. Both address and data values must be written to the SFRs. The EEPGD bit must be cleared and the WREN bit must be set to enable writes. The WREN bit

should be kept clear at all times, except when writing to the EEPROM Data. The WR bit can only be set if the WREN bit was set in a previous operation, i.e., they both cannot be set in the same operation. The WREN bit should then be cleared by firmware after the write. Clearing the WREN bit before the write actually completes will not terminate the write in progress.

Writes to EEPROM Data memory must also be prefaced with a special sequence of instructions that prevent inadvertent write operations. This is a sequence of five instructions that must be executed without interruption for each byte written.

The steps to write to program memory are:

- Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 2. Write the 8-bit data value to be programmed in the EEDATA registers.
- Clear the EEPGD bit to point to EEPROM Data memory.
- 4. Set the WREN bit to enable program operations.
- 5. Disable interrupts (if enabled).
- 6. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)
 - Write AAh to EECON2 in two steps (first to W, then to EECON2)
 - · Set the WR bit
- 7. Enable interrupts (if using interrupts).
- 8. Clear the WREN bit to disable program operations.
- At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware). Firmware may check for EEIF to be set or WR to clear to indicate end of program cycle.

EXAMPLE 3-2: EEPROM DATA WRITE

| | | BSF | STATUS, RP1 | ; |
|---|----------------------|-------|---------------|--------------------------|
| | | BCF | STATUS, RP0 | ;Bank 2 |
| | | MOVF | ADDR, W | ;Address to |
| | | MOVWF | EEADR | ;write to |
| | | MOVF | VALUE, W | ;Data to |
| | | MOVWF | EEDATA | ;write |
| | | BSF | STATUS, RPO | ;Bank 3 |
| | | BCF | EECON1, EEPGD | ;Point to Data memory |
| | | BSF | EECON1, WREN | ;Enable writes |
| | | | | ;Only disable interrupts |
| | | BCF | INTCON, GIE | ;if already enabled, |
| | | | | ;otherwise discard |
| | | MOVLW | 0x55 | ;Write 55h to |
| | ed ce | MOVWF | EECON2 | ; EECON2 |
| | Required Sequence | MOVLW | 0xAA | ;Write AAh to |
| | Red | MOVWF | EECON2 | ; EECON2 |
| | | BSF | EECON1, WR | ;Start write operation |
| | | | | ;Only enable interrupts |
| | | BSF | INTCON, GIE | ;if using interrupts, |
| | | | | ;otherwise discard |
| | | BCF | EECON1, WREN | ;Disable writes |
| 1 | | | | |

3.4 Reading the FLASH Program Memory

Reading FLASH Program memory is much like that of EEPROM Data memory, only two NOP instructions must be inserted after the RD bit is set. These two instruction cycles that the NOP instructions execute will be used by the microcontroller to read the data out of program memory and insert the value into the EEDATH:EEDATA registers. Data will be available following the second NOP instruction. EEDATH and EEDATA will hold their value until another read operation is initiated, or until they are written by firmware.

The steps to reading the FLASH Program Memory are:

- Write the address to EEADRH:EEADR. Make sure that the address is not larger than the memory size of the device.
- Set the EEPGD bit to point to FLASH Program memory.
- 3. Set the RD bit to start the read operation.
- Execute two NOP instructions to allow the microcontroller to read out of program memory.
- Read the data from the EEDATH:EEDATA registers.

EXAMPLE 3-3: FLASH PROGRAM READ

| | BSF | STATUS, RP1 | ï |
|----------------|-------|---------------|--------------------------|
| | BCF | STATUS, RPO | ;Bank 2 |
| | MOVF | ADDRL, W | ;Write the |
| | MOVWF | EEADR | ;address bytes |
| | MOVF | ADDRH,W | ;for the desired |
| | MOVWF | EEADRH | ;address to read |
| | BSF | STATUS, RP0 | ;Bank 3 |
| | BSF | EECON1, EEPGD | ;Point to Program memory |
| ي ۾ | BSF | EECON1, RD | ;Start read operation |
| quire | NOP | | ;Required two NOPs |
| Required | NOP | | ; |
| | BCF | STATUS, RP0 | ;Bank 2 |
| | MOVF | EEDATA, W | ;DATAL = EEDATA |
| | MOVWF | DATAL | ; |
| | MOVF | EEDATH, W | ;DATAH = EEDATH |
| | MOVWF | DATAH | ; |
| | | | |

3.5 Writing to the FLASH Program Memory

Writing to FLASH Program memory is unique in that the microcontroller does not execute instructions while programming is taking place. The oscillator continues to run and all peripherals continue to operate and queue interrupts, if enabled. Once the write operation completes (specification #D133), the processor begins executing code from where it left off. The other important difference when writing to FLASH Program memory is that the WRT configuration bit, when clear, prevents any writes to program memory (see Table 3-1).

Just like EEPROM Data memory, there are many steps in writing to the FLASH Program memory. Both address and data values must be written to the SFRs. The EEPGD bit must be set and the WREN bit must be set to enable writes. The WREN bit should be kept

clear at all times, except when writing to the FLASH Program memory. The WR bit can only be set if the WREN bit was set in a previous operation, i.e., they both cannot be set in the same operation. The WREN bit should then be cleared by firmware after the write. Clearing the WREN bit before the write actually completes will not terminate the write in progress.

Writes to program memory must also be prefaced with a special sequence of instructions that prevent inadvertent write operations. This is a sequence of five instructions that must be executed without interruption for each byte written. These instructions must then be followed by two NOP instructions to allow the microcontroller to setup for the write operation. Once the write is complete, the execution of instructions starts with the instruction after the second NOP.

The steps to write to program memory are:

- Write the address to EEADRH:EEADR. Make sure that the address is not larger than the memory size of the device.
- Write the 14-bit data value to be programmed in the EEDATH:EEDATA registers.
- Set the EEPGD bit to point to FLASH Program memory.
- 4. Set the WREN bit to enable program operations.
- 5. Disable interrupts (if enabled).
- 6. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)

- Write AAh to EECON2 in two steps (first to W, then to EECON2)
- · Set the WR bit
- Execute two NOP instructions to allow the microcontroller to setup for write operation.
- 8. Enable interrupts (if using interrupts).
- Clear the WREN bit to disable program operations.

At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware). Since the microcontroller does not execute instructions during the write cycle, the firmware does not necessarily have to check either EEIF or WR to determine if the write had finished.

EXAMPLE 3-4: FLASH PROGRAM WRITE

| BCF STATUS, RPO ;Bank 2 MOVF ADDRL, W ;Write address MOVWF EEADR ;of desired MOVF ADDRH, W ;program memory MOVWF EEADRH ;location MOVF VALUEL, W ;Write value to MOVWF EEDATA ;program at MOVF VALUEL, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVLW 0xAA ;Write AAh to MOVLW 0xAA ;Write AAh to EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;To setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | BSF | STATUS, RP1 | ; |
|--|------|-------|---------------|--------------------------|
| MOVWF EEADR ;of desired MOVF ADDRH, W ;program memory MOVWF EEADRH ;location MOVF VALUEL, W ;Write value to MOVWF EEDATA ;program at MOVF VALUEH, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW Ox55 ;Write 55h to MOVLW Ox55 ;Write 55h to MOVLW OxAA ;Write AAh to EECON2 ;EECON2 MOVWF EECON2 ;EECON2 MOVWF EECON2 ;EECON2 MOVWF ECON2 ;EECON2 SECON2 SOMONIA OXAA ;Write AAh to ;OP ;TWO NOPS to allow micro ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | BCF | • | ;Bank 2 |
| MOVF ADDRH, W ;program memory MOVWF EEADRH ;location MOVF VALUEL, W ;Write value to MOVWF EEDATA ;program at MOVF VALUEH, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVUWF EECON2 ;EECON2 MOVWF EECON2 ;EECON2 MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | MOVF | ADDRL, W | ;Write address |
| MOVWF EEADRH ;location MOVF VALUEL, W ;Write value to MOVWF EEDATA ;program at MOVF VALUEH, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;To setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | MOVWF | EEADR | ;of desired |
| MOVF VALUEL, W ;Write value to MOVWF EEDATA ;program at MOVF VALUEH, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVWF EECON2 ;EECON2 MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | MOVF | ADDRH, W | ;program memory |
| MOVWF EEDATA ;program at MOVF VALUEH, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVLW 0x55 ;Write 55h to MOVLW 0xAA ;Write AAh to BSF EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts ;otherwise discard | | MOVWF | EEADRH | ;location |
| MOVF VALUEH, W ;desired memory MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | MOVF | VALUEL, W | ;Write value to |
| MOVWF EEDATH ;location BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | MOVWF | EEDATA | ;program at |
| BSF STATUS, RPO ;Bank 3 BSF EECON1, EEPGD ;Point to Program memory BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro ;NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | MOVF | VALUEH, W | ;desired memory |
| BSF EECON1, EEPGD ; Point to Program memory BSF EECON1, WREN ; Enable writes ; Only disable interrupts BCF INTCON, GIE ; if already enabled, ; otherwise discard MOVLW 0x55 ; Write 55h to MOVWF EECON2 ; EECON2 MOVLW 0xAA ; Write AAh to MOVWF EECON2 ; EECON2 BSF EECON1, WR ; Start write operation NOP ; Two NOPs to allow micro NOP ; to setup for write ; Only enable interrupts ; otherwise discard | | MOVWF | EEDATH | ;location |
| BSF EECON1, WREN ;Enable writes ;Only disable interrupts BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | BSF | STATUS, RP0 | ;Bank 3 |
| ## Consider ## Con | | BSF | EECON1, EEPGD | ;Point to Program memory |
| BCF INTCON, GIE ;if already enabled, ;otherwise discard MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to FECON2 ;EECON2 BSF EECON1, WR ;Start write operation FOOP ;Two NOPs to allow micro FOOP ;Two NOPs to allow micro FOOP ;To setup for write FOO STATE OF THE PROPERTY OF THE | | BSF | EECON1, WREN | ;Enable writes |
| ## WOVLW 0x55 | | | | |
| MOVLW 0x55 ;Write 55h to MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to MOVWF EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts ;if using interrupts, ;otherwise discard | | BCF | INTCON, GIE | , |
| MOVWF EECON2 ;EECON2 MOVLW 0xAA ;Write AAh to EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts sif using interrupts, ;otherwise discard | | | | · |
| MOVLW 0xAA ;Write AAh to ;EECON2 ;EECON2 BSF EECON1, WR ;Start write operation NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | | | |
| NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | O | | | • |
| NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | irec | | | |
| NOP ;Two NOPs to allow micro NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | nba | | | |
| NOP ;to setup for write ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | Se | | EECONI, WR | • |
| ;Only enable interrupts BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | | | |
| BSF INTCON, GIE ;if using interrupts, ;otherwise discard | | NOP | | · |
| ;otherwise discard | | DCE | TMECON CIE | |
| , , | | DOF | INICON, GIE | |
| | | BCE | FECON1 WDEN | · |
| Ber EBCONI, WAEN , DISABIE WITCES | | DCF | EECONI, WREN | integrate writes |

3.6 Write Verify

The PIC16F87X devices do not automatically verify the value written during a write operation. Depending on the application, good programming practice may dictate that the value written to memory be verified against the original value. This should be used in applications where excessive writes can stress bits near the specified endurance limits.

3.7 Protection Against Spurious Writes

There are conditions when the device may not want to write to the EEPROM Data memory or FLASH program memory. To protect against these spurious write conditions various mechanisms have been built into the device. On power-up, the WREN bit is cleared and the Power-up Timer (if enabled) prevents writes.

The write initiate sequence and the WREN bit together help prevent any accidental writes during brown-out, power glitches or firmware malfunction.

3.8 Operation While Code Protected

The PIC16F872 has two code protect mechanisms, one bit for EEPROM Data memory and two bits for FLASH Program memory. Data can be read and written to the EEPROM Data memory regardless of the state of the code protection bit, CPD. When code protection is enabled, CPD cleared, external access via ICSP is disabled regardless of the state of the program memory code protect bits. This prevents the contents of EEPROM Data memory from being read out of the device.

The state of the program memory code protect bits, CP0 and CP1, do not affect the execution of instructions out of program memory. The PIC16F872 can always read the values in program memory, regardless of the state of the code protect bits. However, the state of the code protect bits and the WRT bit will have differ-

ent effects on writing to program memory. Table 4-1 shows the effect of the code protect bits and the WRT bit on program memory.

Once code protection has been enabled for either EEPROM Data memory or FLASH Program memory, only a full erase of the entire device will disable code protection.

3.9 FLASH Program Memory Write Protection

The configuration word contains a bit that write protects the FLASH Program memory called WRT. This bit can only be accessed when programming the device via ICSP. Once write protection is enabled, only an erase of the entire device will disable it. When enabled, write protection prevents any writes to FLASH Program memory. Write protection does not affect program memory reads.

TABLE 3-1: READ/WRITE STATE OF INTERNAL FLASH PROGRAM MEMORY

| Cor | nfiguration | Bits | Moment Leastion | Internal | Internal | ICSP Read | ICSP Write | |
|-----|-------------|------|--------------------|----------|----------|-----------|------------|--|
| CP1 | CP0 | WRT | Memory Location | Read | Write | ICSP Read | ICSP Write | |
| 0 | 0 | 0 | All program memory | Yes | No | No | No | |
| 0 | 0 | 1 | All program memory | Yes | Yes | No | No | |
| 1 | 1 | 0 | All program memory | Yes | No | Yes | Yes | |
| 1 | 1 | 1 | All program memory | Yes | Yes | Yes | Yes | |

TABLE 3-2: REGISTERS ASSOCIATED WITH DATA EEPROM/PROGRAM FLASH

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|-------------------------|--------|--------|--|-------------|----------|--------------|-----------|---------|-------|--------------------------|---------------------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 10Dh | EEADR | EEPROM | Address I | Register, L | ow Byte | | | | | xxxx xxxx | uuuu uuuu |
| 10Fh | EEADRH | _ | _ | _ | EEPROM | Address, | High Byte | | | xxxx xxxx | uuuu uuuu |
| 10Ch | EEDATA | EEPROM | Data Reg | jister, Low | Byte | | | | | xxxx xxxx | uuuu uuuu |
| 10Eh | EEDATH | _ | _ | EEPROM | Data Reg | jister, High | Byte | | | xxxx xxxx | uuuu uuuu |
| 18Ch | EECON1 | EEPGD | _ | _ | _ | WRERR | WREN | WR | RD | x x000 | x u000 |
| 18Dh | EECON2 | EEPROM | EEPROM Control Register2 (not a physical register) | | | | | | | | _ |
| 8Dh | PIE2 | | (1) | _ | EEIE | BCLIE | -r-0 0r | -r-0 0r | | | |
| 0Dh | PIR2 | _ | (1) | _ | EEIF | BCLIF | _ | _ | (1) | -r-0 0r | -r-0 0r |

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'.

Shaded cells are not used during FLASH/EEPROM access.

Note 1: These bits are reserved; always maintain these bits clear.

4.0 I/O PORTS

The PIC16F872 provides three general purpose I/O ports. Some pins for these ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual (DS33023).

4.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= '1') will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= '0') will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 4-1: INITIALIZING PORTA

| EXAMP | LE 4-1: | IN | Ш | ALIZING PORTA |
|-------|---------|-----|---|-----------------------|
| BCF | STATUS, | RP0 | ; | |
| BCF | STATUS, | RP1 | ; | Bank0 |
| CLRF | PORTA | | ; | Initialize PORTA by |
| | | | ; | clearing output |
| | | | ; | data latches |
| BSF | STATUS, | RP0 | ; | Select Bank 1 |
| MOVLW | 0x06 | | ; | Configure all pins |
| MOVWF | ADCON1 | | ; | as digital inputs |
| MOVLW | 0xCF | | ; | Value used to |
| | | | ; | initialize data |
| | | | ; | direction |
| MOVWF | TRISA | | ; | Set RA<3:0> as inputs |
| | | | ; | RA<5:4> as outputs |
| | | | ; | TRISA<7:6>are always |
| | | | ; | read as '0'. |
| | | | | |

FIGURE 4-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 4-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



PIC16F872

TABLE 4-1: PORTA FUNCTIONS

| Name | Bit# | Buffer | Function |
|--------------|------|--------|---|
| RA0/AN0 | bit0 | TTL | Input/output or analog input. |
| RA1/AN1 | bit1 | TTL | Input/output or analog input. |
| RA2/AN2 | bit2 | TTL | Input/output or analog input. |
| RA3/AN3/VREF | bit3 | TTL | Input/output or analog input or VREF. |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for Timer0. Output is open drain type. |
| RA5/SS/AN4 | bit5 | TTL | Input/output or slave select input for synchronous serial port or analog input. |

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|---------|--------|-------|-------|-------|-------------------------------|-------|-------|-------|-------|--------------------------|---------------------------|
| 05h | PORTA | _ | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 0x 0000 | 0u 0000 |
| 85h | TRISA | _ | _ | PORTA | PORTA Data Direction Register | | | | | | 11 1111 |
| 9Fh | ADCON1 | ADFM | _ | _ | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0- 0000 | 0- 0000 |

 $\label{eq:location} \mbox{Legend: } x = \mbox{unknown, } u = \mbox{unchanged, - = unimplemented locations read as '0'.} \\ \mbox{Shaded cells are not used by PORTA.}$

Note: When using the SSP module in SPI Slave mode and \overline{SS} enabled, the A/D converter must be set to one of the following modes, where PCFG3:PCFG0 = 0100, 0101, 011x, 1101, 1111, 1111.


4.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= '1') will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= '0') will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Three pins of PORTB are multiplexed with the Low Voltage Programming function; RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 4-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of the PORTB pins, RB7:RB4, have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 11.10.1.

FIGURE 4-4: BLOCK DIAGRAM OF RB7:RB4 PINS



2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (OPTION_REG<7>).

PIC16F872

TABLE 4-3: PORTB FUNCTIONS

| Name | Bit# | Buffer | Function |
|---------|------|-----------------------|--|
| RB0/INT | bit0 | TTL/ST ⁽¹⁾ | Input/output pin or external interrupt input. Internal software programmable weak pull-up. |
| RB1 | bit1 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB2 | bit2 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB3/PGM | bit3 | TTL | Input/output pin or programming pin in LVP mode. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB6/PGC | bit6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming clock. |
| RB7/PGD | bit7 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming data. |

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|-----------|------------|-------|-------------------------------|-------|-------|-------|-------|-------|-------|--------------------------|---------------------------|
| 06h, 106h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 86h, 186h | TRISB | PORTB | PORTB Data Direction Register | | | | | | | 1111 1111 | 1111 1111 |
| 81h, 181h | OPTION_REG | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

4.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= '1') will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= '0') will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When the I²C module is enabled, the PORTC (4:3) pins can be configured with normal I²C levels or with SMBus levels by using the CKE bit (SSPSTAT<6>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as the destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 4-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<2:0> RC<7:5>





FIGURE 4-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<4:3>



- Note 1: I/O pins have diode protection to VDD and Vss.
 - 2: Port/Peripheral select signal selects between port data and peripheral output.
 - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

data and peripheral output.

peripheral select is active.

Peripheral OE (output enable) is only activated if

PIC16F872

TABLE 4-5: PORTC FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|-----------------|------|-------------|---|
| RC0/T1OSO/T1CKI | bit0 | ST | Input/output port pin or Timer1 oscillator output/Timer1 clock input. |
| RC1/T1OSI/CCP2 | bit1 | ST | Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output. |
| RC2/CCP1 | bit2 | ST | Input/output port pin or Capture1 input/Compare1 output/PWM output. |
| RC3/SCK/SCL | bit3 | ST | RC3 can also be the synchronous serial clock for both SPI and I ² C modes. |
| RC4/SDI/SDA | bit4 | ST | RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C mode). |
| RC5/SDO | bit5 | ST | Input/output port pin or Synchronous Serial Port data output (SPI mode). |
| RC6 | bit6 | ST | Input/output port pin. |
| RC7 | bit7 | ST | Input/output port pin. |

Legend: ST = Schmitt Trigger input

TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|---------|-------|-------|---------------------------------|-------|-------|-------|-------|-------|-------|--------------------------|---------------------------|
| 07h | PORTC | RC7 | RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 | | | | | | | xxxx xxxx | uuuu uuuu |
| 87h | TRISC | PORTC | PORTC Data Direction Register | | | | | | | | 1111 1111 |

Legend: x = unknown, u = unchanged

5.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

Timer mode is selected by clearing bit T0CS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 5.3 details the operation of the prescaler.

5.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the

Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

REGISTER 5-1: OPTION_REG REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

| bit 7 | RBPU |
|---------|---|
| bit 6 | INTEDG |
| bit 5 | TOCS : TMR0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) |
| bit 4 | T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin |
| bit 3 | PSA : Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module |
| bit 2-0 | PS2:PS0: Prescaler Rate Select bits |
| | Bit Value TMR0 Rate WDT Rate |
| | 000 1.2 1.1 |

| 1:2 | 1:1 |
|---------|---|
| 1:4 | 1:2 |
| 1:8 | 1:4 |
| 1:16 | 1:8 |
| 1:32 | 1:16 |
| 1:64 | 1:32 |
| 1 : 128 | 1:64 |
| 1 : 256 | 1 : 128 |
| | 1:4 1:8 1:16 1:32 1:64 1:128 |

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

Note: To avoid an unintended device RESET, the instruction sequence shown in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

TABLE 5-1: REGISTERS ASSOCIATED WITH TIMERO

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|-----------------------|------------|--------|----------|---------|-------|-------|--------|-------|-------|--------------------------|---------------------------|
| 01h,101h | TMR0 | Timer0 | Module R | egister | | | | | | xxxx xxxx | uuuu uuuu |
| 0Bh,8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h,181h | OPTION_REG | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

PIC16F872

NOTES:

6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a Timer
- · As a Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PICmicro[™] Mid-range MCU Family Reference Manual (DS33023).

REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|---------|---------|---------|--------|--------|--------|
| _ | _ | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N |
| bit 7 | | | | | | | bit 0 |

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

- bit 3 T10SCEN: Timer1 Oscillator Enable Control bit
 - 1 = Oscillator is enabled
 - 0 = Oscillator is shut off (The oscillator inverter is turned off to eliminate power drain)
- bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

When TMR1CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

6.1 Timer1 Operation in Timer Mode


Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect since the internal clock is always in sync.

6.2 Timer1 Counter Operation

Timer1 may operate in either a Synchronous or an Asynchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.






6.3 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.

FIGURE 6-2: TIMER1 BLOCK DIAGRAM



6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator, rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

| Osc Type | Freq | C1 | C2 | | |
|-----------------------------------|--------------|--------------|-----------|--|--|
| LP | 32 kHz | 33 pF | 33 pF | | |
| | 100 kHz | 15 pF | 15 pF | | |
| | 200 kHz | 15 pF | 15 pF | | |
| These va | lues are for | design guida | nce only. | | |
| | Crystals | Tested: | | | |
| 32.768 kHz | Epson C-00 | 1R32.768K-A | ± 20 PPM | | |
| 100 kHz Epson C-2 100.00 KC-P ± 2 | | | | | |
| 200 kHz | STD XTL | 200.000 kHz | ± 20 PPM | | |
| | | | | | |

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

6.6 Resetting Timer1 using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note: The special event triggers from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

6.7 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other RESET, except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

6.8 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | | Value on all other RESETS | |
|------------------------|--------|---------|--|-------------|--------------|---------------|-------------|-----------|--------|--------------------------|------|---------------------------------|------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | (3) | ADIF | (3) | (3) | SSPIF | CCP1IF | TMR2IF | TMR1IF | r0rr | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | (3) | ADIE | (3) | (3) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr | 0000 | 0000 | 0000 |
| 0Eh | TMR1L | Holding | Register | for the Lea | st Significa | nt Byte of th | e 16-bit TI | MR1 Regis | ter | xxxx | xxxx | uuuu | uuuu |
| 0Fh | TMR1H | Holding | lolding Register for the Most Significant Byte of the 16-bit TMR1 Register | | | | | | | | | uuuu | uuuu |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 00 | 0000 | uu | uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.


The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 7-1 shows the Timer2 Control register.

Additional information on timer modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

FIGURE 7-1: TIMER2 BLOCK DIAGRAM



REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------|---------|---------|---------|--------|---------|---------|
| _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate shift clock.

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value PC BC | R, | Valuall o | ther |
|------------------------|--------|--------|------------------------|---------|---------|---------|--------|---------|---------|-------------------|------|-----------|------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | (3) | ADIF | (3) | (3) | SSPIF | CCP1IF | TMR2IF | TMR1IF | r0rr | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | (3) | ADIE | (3) | (3) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr | 0000 | 0000 | 0000 |
| 11h | TMR2 | Timer2 | Timer2 Module Register | | | | | | | | | 0000 | 0000 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 | 0000 | -000 | 0000 |
| 92h | PR2 | Timer2 | Period Regi | ster | | | | | | 1111 | 1111 | 1111 | 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

8.0 CAPTURE/COMPARE/PWM MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register, which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- · PWM Master/Slave Duty Cycle register

The timer resources used by the module are shown in Table 8-1.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

Additional information on CCP modules is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023) and in Application Note (AN594), "Using the CCP Modules" (DS00594).

TABLE 8-1: CCP MODE - TIMER RESOURCES REQUIRED

| CCP Mode | Timer Resource |
|----------|----------------|
| Capture | Timer1 |
| Compare | Timer1 |
| PWM | Timer2 |

REGISTER 8-1: CCP1CON REGISTER (ADDRESS: 17h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|--------|--------|--------|
| _ | _ | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 |
| bit 7 | | | | | | | bit 0 |

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 CCP1X:CCP1Y: PWM Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

bit 3-0 CCP1M3:CCP1M0: CCP1 Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCP module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP1IF bit is set)

1001 = Compare mode, clear output on match (CCP1IF bit is set)

1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);

CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)

11xx = PWM mode

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

8.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- · Every 16th rising edge


The type of event is configured by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new value.

8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF CCP1CON ; Turn CCP module off
MOVLW NEW_CAPT_PS ; Load the W reg with
; the new prescaler
; move value and CCP ON
MOVWF CCP1CON ; Load CCP1CON with this
; value
```


8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · Driven high
- Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

Note: The special event trigger from the CCP module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 8-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|------------------------|---------|---------|-------------------------------------|---------------|---------------|----------------|--------------|------------|--------|--------------------------|---------------------------------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | (1) | ADIF | (1) | (1) | SSPIF | CCP1IF | TMR2IF | TMR1IF | r0rr 0000 | 0000 0000 |
| 8Ch | PIE1 | (1) | ADIE | (1) | (1) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr 0000 | 0000 0000 |
| 87h | TRISC | PORTO | Data Di | rection Reg | ister | | | | | 1111 1111 | 1111 1111 |
| 0Eh | TMR1L | Holding | Registe | r for the Lea | ast Significa | nt Byte of th | ne 16-bit TI | MR1 Regis | ster | xxxx xxxx | uuuu uuuu |
| 0Fh | TMR1H | Holding | Registe | r for the Mo | st Significar | nt Byte of the | e 16-bit TN | /IR1 Regis | ter | xxxx xxxx | uuuu uuuu |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 00 0000 | uu uuuu |
| 15h | CCPR1L | Capture | Capture/Compare/PWM Register1 (LSB) | | | | | | | | uuuu uuuu |
| 16h | CCPR1H | Capture | Capture/Compare/PWM Register1 (MSB) | | | | | | | | uuuu uuuu |
| 17h | CCP1CON | _ | _ | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: These bits are reserved; always maintain clear.

8.3 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 8.3.3.

FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 8-4: PWM OUTPUT



8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 7.1) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitch-free PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

Resolution
$$=$$
 $\frac{\log(\frac{Fosc}{Fpwm})}{\log(2)}$ bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

8.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 8-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

| PWM Frequency | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12kHz | 156.3 kHz | 208.3 kHz |
|----------------------------|----------|----------|-----------|----------|-----------|-----------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 5.5 |

TABLE 8-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value PO BC | R, | Valu all o RES | |
|------------------------|---------|---------|-------------------------------------|-------------|---------|---------|--------|---------|---------|-------------------|------|----------------------|------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | (1) | ADIF | (1) | (1) | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | (1) | ADIE | (1) | (1) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr | 0000 | 0000 | 0000 |
| 87h | TRISC | PORTO | Data Directi | on Registe | r | | | | | 1111 | 1111 | 1111 | 1111 |
| 11h | TMR2 | Timer2 | Modules Reg | gister | | | | | | 0000 | 0000 | 0000 | 0000 |
| 92h | PR2 | Timer2 | Module Perio | od Register | | | | | | 1111 | 1111 | 1111 | 1111 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 | 0000 | -000 | 0000 |
| 15h | CCPR1L | Capture | Capture/Compare/PWM Register1 (LSB) | | | | | | | | xxxx | uuuu | uuuu |
| 16h | CCPR1H | Capture | Capture/Compare/PWM Register1 (MSB) | | | | | | | | | uuuu | uuuu |
| 17h | CCP1CON | _ | _ | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 | 0000 | 00 | 0000 |

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \textbf{u} = \textbf{unchanged}, \textbf{-} = \textbf{unimplemented read as '0'}. \textbf{Shaded cells are not used by PWM and Timer2}.$

Note 1: These bits are reserved; always maintain clear.

PIC16F872

NOTES:

9.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The operation of the module in SPI mode is discussed in greater detail in Section 9.1. The operations of the module in the the various I²C modes are covered in Section 9.2, while special considerations for connecting the I²C bus are discussed in Section 9.3.

The MSSP module is controlled by three special function registers:

- SSPSTAT
- SSPCON
- SSPCON2

The SSPSTAT and SSPCON registers are used in both SPI and I^2C modes; their individual bits take on different functions depending on the mode selected. The SSPCON2 register, on the other hand, is associated only with I^2C operations. The registers are detailed in Registers 9-1 through 9-3 on the following pages.

SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h) **REGISTER 9-1:**

| R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-------|-------|-----|-----|-----|-----|-----|-------|
| SMP | CKE | D/A | Р | S | R/W | UA | BF |
| bit 7 | | | | | | | bit 0 |

bit 0

bit 7 SMP: Sample bit

SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

In I²C Master or Slave mode:

- 1= Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)
- 0= Slew rate control enabled for High Speed mode (400 kHz)
- bit 6 CKE: SPI Clock Edge Select bit (Figure 9-2, Figure 9-3 and Figure 9-4)

SPI mode:

For CKP = 0

- 1 = Transmit happens on transition from active clock state to idle clock state
- 0 = Transmit happens on transition from idle clock state to active clock state

For CKP = 1

- 1 = Data transmitted on falling edge of SCK
- 0 = Data transmitted on rising edge of SCK

In I²C Master or Slave mode:

- 1 = Input levels conform to SMBus spec
- $0 = Input levels conform to I^2C specs$
- bit 5 **D/A**: Data/Address bit (I²C mode only)
 - 1 = Indicates that the last byte received or transmitted was data
 - 0 = Indicates that the last byte received or transmitted was address
- bit 4

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

- 1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)
- 0 = STOP bit was not detected last
- bit 3 S: START bit

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

- 1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)
- 0 = START bit was not detected last
- **R/W**: Read/Write bit information (I²C mode only) bit 2

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit or not ACK bit.

In I²C Slave mode:

- 1 = Read
- 0 = Write

In I²C Master mode:

- 1 = Transmit is in progress
- 0 = Transmit is not in progress.

Logical OR of this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in IDLE

- bit 1 **UA**: Update Address bit (10-bit I²C mode only)
 - 1 = Indicates that the user needs to update the address in the SSPADD register
 - 0 = Address does not need to be updated
- bit 0 BF: Buffer Full Status bit

Receive (SPI and I²C modes):

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only):

- 1 = Data Transmit in progress (does not include the ACK and STOP bits), SSPBUF is full
- 0 = Data Transmit complete (does not include the ACK and STOP bits), SSPBUF is empty

Legend:

W = Writable bit U = Unimplemented bit, read as '0' R = Readable bit

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS: 14h)

| R/W-0 | |
|-------|-------|-------|-------|-------|-------|-------|-------|--|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | |
| bit 7 | | | | | | | bit 0 | |

bit 7 WCOL: Write Collision Detect bit

Master mode:

- 1 = A write to SSPBUF was attempted while the I²C conditions were not valid
- 0 = No collision

Slave mode:

- 1 = SSPBUF register is written while still transmitting the previous word (must be cleared in software)
- 0 = No collision
- bit 6 SSPOV: Receive Overflow Indicator bit

In SPI mode:

- 1 = A new byte is received while SSPBUF holds previous data. Data in SSPSR is lost on overflow. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid overflows. In Master mode, the overflow bit is not set since each operation is initiated by writing to the SSPBUF register. (Must be cleared in software.)
- 0 = No overflow

In I²C mode:

- 1 = A byte is received while the SSPBUF is holding the previous byte. SSPOV is a "don't care" in Transmit mode. (Must be cleared in software.)
- 0 = No overflow
- bit 5 SSPEN: Synchronous Serial Port Enable bit

In SPI mode:

When enabled, these pins must be properly configured as in put or output.

- 1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In I²C mode:

When enabled, these pins must be properly configured as input or output.

- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- bit 4 CKP: Clock Polarity Select bit

In SPI mode:

- 1 = IDLE state for clock is a high level
- 0 = IDLE state for clock is a low level

In I²C slave mode:

SCK release control

- 1 = Enable clock
- 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C master mode:

Unused in this mode

- bit 3-0 **SSPM3:SSPM0**: Synchronous Serial Port Mode Select bits
 - 0000 = SPI Master mode, clock = Fosc/4
 - 0001 = SPI Master mode, clock = Fosc/16
 - 0010 = SPI Master mode, clock = Fosc/64
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0100 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control enabled.
 - 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.
 - $0110 = I^2C$ Slave mode, 7-bit address
 - $0111 = I^2C$ Slave mode, 10-bit address
 - $1000 = I^2C$ Master mode, clock = Fosc / (4 * (SSPADD+1)
 - $1011 = I^2C$ Firmware Controlled Master mode (slave idle)
 - 1110 = I²C Firmware Controlled Master mode, 7-bit address with START and STOP bit interrupts enabled
 - 1111 = I²C Firmware Controlled Master mode, 10-bit address with START and STOP bit interrupts enabled
 - 1001, 1010, 1100, 1101 = reserved

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'- n = Value at POR '1' = Bit is set '0' = Bit is cleared <math>x = Bit is unknown

REGISTER 9-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS: 91h)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------|-------|-------|-------|-------|-------|-------|
| GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| bit 7 | | • | | | • | • | bit 0 |

bit 7 GCEN: General Call Enable bit (In I²C Slave mode only)

1 = Enable interrupt when a general call address (0000h) is received in the SSPSR

0 = General call address disabled

bit 6 **ACKSTAT**: Acknowledge Status bit (In I²C Master mode only)

In Master Transmit mode:

1 = Acknowledge was not received from slave

0 = Acknowledge was received from slave

bit 5 **ACKDT**: Acknowledge Data bit (In I²C Master mode only)

In Master Receive mode:

Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

1 = Not Acknowledge

0 = Acknowledge

bit 4 **ACKEN**: Acknowledge Sequence Enable bit (In I²C Master mode only)

In Master Receive mode:

- 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware.
- 0 = Acknowledge sequence IDLE
- bit 3 **RCEN**: Receive Enable bit (In I²C Master mode only).
 - 1 = Enables Receive mode for I^2C
 - 0 = Receive IDLE
- bit 2 **PEN**: STOP Condition Enable bit (In I²C Master mode only)

SCK Release Control:

- 1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = STOP condition IDLE
- bit 1 **RSEN**: Repeated START Condition Enabled bit (In I²C Master mode only)
 - 1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware.
 - 0 = Repeated START condition IDLE
- bit 0 SEN: START Condition Enabled bit (In I²C Master mode only)
 - 1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.
 - 0 = START condition IDLE

Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the IDLE mode, this bit may not be set (no spooling), and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

9.1 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- · Serial Data In (SDI)
- Serial Clock (SCK)

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS)

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- · Slave mode (SCK is the clock input)
- · Clock Polarity (IDLE state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)


Figure 9-4 shows the block diagram of the MSSP module when in SPI mode.

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set, and
- Register ADCON1 must be set in a way that pin RA5 is configured as a digital I/O

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

FIGURE 9-1: MSSP BLOCK DIAGRAM (SPI MODE)



9.1.1 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 9-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI module is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor".

PIC16F872


The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This, then, would give waveforms for SPI communication as shown in Figure 9-6, Figure 9-8 and Figure 9-9, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 Output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5.0 MHz.

Figure 9-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





9.1.2 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the interrupt flag bit SSPIF (PIR1<3>) is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times, as specified in the electrical specifications. While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

- Note 1: When the SPI module is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE = '1', then \overline{SS} pin control must be enabled.

FIGURE 9-3: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)




FIGURE 9-4: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)




TABLE 9-1: REGISTERS ASSOCIATED WITH SPI OPERATION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value o POR, BOR | n: | Valu all o RES | |
|-------------------------|---------|-----------|-----------|-----------|---------|------------|-------------|--------|--------|------------------------|-----|----------------------|------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 00 | 00x | 0000 | 000u |
| 0Ch | PIR1 | (1) | ADIF | (1) | (1) | SSPIF | CCP1IF | TMR2IF | TMR1IF | r0rr 00 | 000 | 0000 | 0000 |
| 8Ch | PIE1 | (1) | ADIE | (1) | (1) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr 00 | 000 | 0000 | 0000 |
| 13h | SSPBUF | Synchrono | us Serial | Port Rece | ive Buf | fer/Transn | nit Registe | r | | XXXX XX | ХХХ | uuuu | uuuu |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 00 | 000 | 0000 | 0000 |
| 94h | SSPSTAT | SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 0000 00 | 000 | 0000 | 0000 |

 $\label{eq:local_$

Note 1: These bits are reserved; always maintain these bits clear.


9.2 MSSP I²C Operation

The MSSP module in I²C mode, fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Refer to Application Note (AN578), "Use of the SSP Module in the I²C Multi-Master Environment."

A "glitch" filter is on the SCL and SDA pins when the pin is an input. This filter operates in both the 100 kHz and 400 kHz modes. In the 100 kHz mode, when these pins are an output, there is a slew rate control of the pin that is independent of device frequency.

FIGURE 9-5: I²C SLAVE MODE BLOCK DIAGRAM



Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. The SDA and SCL pins are automatically configured when the I²C mode is enabled. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

The MSSP module has six registers for I^2C operation. They are the:

- SSP Control Register (SSPCON)
- SSP Control Register2 (SSPCON2)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Master mode, clock = OSC/4 (SSPADD +1)

Before selecting any I²C mode, the SCL and SDA pins must be programmed to inputs by setting the appropriate TRIS bits. Selecting an I²C mode by setting the SSPEN bit, enables the SCL and SDA pins to be used as the clock and data lines in I²C mode. Pull-up resistors must be provided externally to the SCL and SDA pins for the proper operation of the I²C module.

The CKE bit (SSPSTAT<6:7>) sets the levels of the SDA and SCL pins in either Master or Slave mode. When CKE = 1, the levels will conform to the SMBus specification. When CKE = 0, the levels will conform to the I^2 C specification.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START (S) or STOP (P) bit, specifies if the received byte was data or address, if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

SSPBUF is the register to which the transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

9.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this \overline{ACK} pulse. These are if either (or both):

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I²C specification, as well as the requirement of the MSSP module, is shown in timing parameter #100 and parameter #101 of the electrical specifications.

9.2.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF, is set on the falling edge of the 8th SCL pulse.
- c) An \overline{ACK} pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the 9th SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/ \overline{W} (SSPSTAT<2>) must specify a write, so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with the second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of Address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Note: Following the Repeated START condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

9.2.1.2 Slave Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address <u>byte</u> overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set. This is an error condition due to user firmware.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occurred, the ACK is not sent and the SSPBUF is updated.

TABLE 9-2: DATA TRANSFER RECEIVED BYTE ACTIONS

| | ts as Data s Received | | 0 | Set bit SSPIF |
|----|--------------------------|--------------------|-----------------------|-----------------------------------|
| BF | SSPOV | $SSPSR \to SSPBUF$ | Generate ACK Pulse | (SSP Interrupt occurs if enabled) |
| 0 | 0 | Yes | Yes | Yes |
| 1 | 0 | No | No | Yes |
| 1 | 1 | No | No | Yes |
| 0 | 1 | Yes | No | Yes |

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.


9.2.1.3 Slave Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-7).

An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (Not \overline{ACK}), then the data transfer is complete. When the Not \overline{ACK} is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, the SCL pin should be enabled by setting the CKP bit.

FIGURE 9-6: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)






FIGURE 9-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

9.2.2 GENERAL CALL ADDRESS **SUPPORT**

The addressing procedure for the I²C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with $R/\overline{W} = 0$.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a START bit detect, 8-bits are shifted into SSPSR and the address is compared against SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF flag is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF, to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 9-8).





9.2.3 SLEEP OPERATION

9.2.4 EFFECTS OF A RESET

While in SLEEP mode, the I²C module can receive addresses or data. When an address match or complete byte transfer occurs, wake the processor from SLEEP (if the SSP interrupt is enabled).

A RESET disables the SSP module and terminates the current transfer.

TABLE 9-3: REGISTERS ASSOCIATED WITH I²C OPERATION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value PO BC | R, | Valu all o RES | |
|------------------------|---------|-----------|--------------|-------------|----------|-----------|---------|--------|--------|-------------------|------|----------------------|------|
| 0Bh, 8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | (1) | ADIF | (1) | (1) | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | (1) | ADIE | (1) | (1) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr | 0000 | 0000 | 0000 |
| 0Dh | PIR2 | _ | (1) | _ | EEIF | BCLIF | _ | (1) | CCP2IF | -r-0 | 0 0 | -r-0 | 0 0 |
| 8Dh | PIE2 | _ | (1) | _ | EEIE | BCLIE | _ | (1) | CCP2IE | -r-0 | 0r | -r-0 | 0r |
| 13h | SSPBUF | Synchrono | us Serial Po | ort Receive | Buffer/T | ransmit R | egister | | | xxxx | xxxx | uuuu | uuuu |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 | 0000 | 0000 | 0000 |
| 91h | SSPCON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 | 0000 | 0000 | 0000 |
| 94h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 | 0000 | 0000 | 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in I^2C mode.

Note 1: These bits are reserved; always maintain these bits clear.

9.2.5 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is IDLE, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (an SSP Interrupt will occur if enabled):

- · START condition
- STOP condition
- · Data transfer byte transmitted/received
- Acknowledge transmit
- · Repeated START

FIGURE 9-9: SSP BLOCK DIAGRAM (I²C MASTER MODE)



9.2.6 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is IDLE with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit. The states where arbitration can be lost are:

- Address Transfer
- · Data Transfer
- A START Condition
- · A Repeated START Condition
- An Acknowledge Condition

9.2.7 I²C MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON and by setting the SSPEN bit. Once Master mode is enabled, the user has six options.

- · Assert a START condition on SDA and SCL.
- Assert a Repeated START condition on SDA and SCL.
- Write to the SSPBUF register, initiating transmission of data/address.
- Generate a STOP condition on SDA and SCL.
- Configure the I²C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission, before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

9.2.7.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator

will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK) the internal clock will automatically stop counting and the SCL pin will remain in its last state

A typical transmit sequence would go as follows:


- The user generates a Start Condition by setting the START enable bit (SEN) in SSPCON2.
- SSPIF is set. The module will wait the required start time before any other operation takes place.
- The user loads the SSPBUF with address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user loads the SSPBUF with eight bits of data.
- DATA is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- Interrupt is generated once the STOP condition is complete.

9.2.8 BAUD RATE GENERATOR


In I²C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 9-10). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY), on the Q2 and Q4 clock.

In I²C Master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 9-11).

FIGURE 9-10: BAUD RATE GENERATOR BLOCK DIAGRAM







9.2.9 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware. The baud rate generator is suspended, leaving the SDA line held low, and the START condition is complete.


Note: If, at the beginning of START condition, the SDA and SCL pins are already sampled low, or if during the START condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I²C module is reset into its IDLE state.

9.2.9.1 WCOL Status Flag

If the user writes the SSPBUF when a START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

FIGURE 9-12: FIRST START BIT TIMING



9.2.10 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<6:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA is low) for one TBRG, while SCL is high. Following this, the RSEN bit in the SSPCON2 register will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.

- **2:** A bus collision during the Repeated START condition occurs if:
 - SDA is sampled low when SCL goes from low to high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode), or eight bits of data (7-bit mode).

9.2.10.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

FIGURE 9-13: REPEAT START CONDITION WAVEFORM



9.2.11 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address, is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time spec). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA, allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit (ACKSTAT) is cleared. If not, the bit is set. After the ninth clock, the SSPIF is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 9-14).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

9.2.11.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.


9.2.11.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

9.2.11.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK}=0)$, and is set when the slave does Not Acknowledge $(\overline{ACK}=1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.



9.2.12 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The SSP module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high), and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set, and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

9.2.12.1 BF Status Flag


In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.

9.2.12.2 SSPOV Status Flag

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

9.2.12.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).



9.2.13 ACKNOWLEDGE SEQUENCE TIMING


An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG), and the SCL pin is de-asserted high). When the SCL pin is

sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off, and the SSP module then goes into IDLE mode (Figure 9-16).

9.2.13.1 WCOL Status Flag

If the user writes the SSPBUF when an acknowledge sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 9-16: ACKNOWLEDGE SEQUENCE WAVEFORM



9.2.14 STOP CONDITION TIMING


A STOP bit is asserted on the SDA pin at the end of a receive/transmit, by setting the Stop Sequence Enable bit PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 9-17).

Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a STOP bit is detected (i.e., bus is free).

9.2.14.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 9-17: STOP CONDITION RECEIVE OR TRANSMIT MODE



9.2.15 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit, or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 9-18).


9.2.16 SLEEP OPERATION

While in SLEEP mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the SSP interrupt is enabled).

9.2.17 EFFECTS OF A RESET

A RESET disables the SSP module and terminates the current transfer.

FIGURE 9-18: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



9.2.18 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I²C port to its IDLE state. (Figure 9-19).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the I^2C bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I²C bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins, and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is IDLE and the S and P bits are cleared.





9.2.18.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 9-20).
- b) SCL is sampled low before SDA is asserted low. (Figure 9-21).

During a START condition, both the SDA and the SCL pins are monitored. If either the SDA pin <u>or</u> the SCL pin is already low, then these events all occur:

- the START condition is aborted,
- · and the BCLIF flag is set
- and the SSP module is reset to its IDLE state (Figure 9-20).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 9-22). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0. During this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note:

The reason that bus collision is not a factor during a START condition, is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.






FIGURE 9-21: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 9-22: BRG RESET DUE TO SDA COLLISION DURING START CONDITION



9.2.18.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data'0'). If, however,

SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data'1' during the Repeated START condition.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete (Figure 9-23).







FIGURE 9-24: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



9.2.18.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is a case of another master attempting to drive a data '0' (Figure 9-25).

FIGURE 9-25: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 9-26: BUS COLLISION DURING A STOP CONDITION (CASE 2)



9.3 Connection Considerations for I²C Bus

For standard mode I^2C bus devices, the values of resistors R_p and R_s in Figure 9-27 depend on the following parameters:

- · Supply voltage
- · Bus capacitance
- Number of connected devices (input current + leakage current).


The supply voltage limits the minimum value of resistor R_p , due to the specified minimum sink current of 3 mA at Vol max = 0.4V, for the specified output stages. For example, with a supply voltage of VDD = $5V\pm10\%$ and

Vol max = 0.4V at 3 mA, R_{p min} = (5.5-0.4)/0.003 = 1.7 k Ω . VDD, as a function of $\emph{R}_{\emph{p}}$, is shown in Figure 9-27. The desired noise margin of 0.1 VDD for the low level limits the maximum value of $\emph{R}_{\emph{s}}$. Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of R_p , due to the specified rise time (Figure 9-27).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I²C mode (master or slave).

FIGURE 9-27: SAMPLE DEVICE CONFIGURATION FOR I²C BUS



10.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five input channels. The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. The A/D conversion of the analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 10-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 10-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 10-1: ADCON0 REGISTER (ADDRESS: 1Fh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 |
|-------|-------|-------|-------|-------|---------|-----|-------|
| ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON |
| bit 7 | | | | | | | bit 0 |

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from the internal A/D module RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = Channel 0 (RA0/AN0)

001 = Channel 1 (RA1/AN1)

010 = Channel 2 (RA2/AN2)

011 = Channel 3 (RA3/AN3)

100 = Channel 4 (RA5/AN4)

bit 2 GO/DONE: A/D Conversion Status bit

If ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion)
- 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)
- bit 1 **Unimplemented**: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is operating
 - 0 = A/D converter module is shut-off and consumes no operating current

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

REGISTER 10-2: ADCON1 REGISTER (ADDRESS: 9Fh)

| U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-----|-------|-------|-------|-------|
| ADFM | _ | _ | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six Least Significant bits of ADRESL are read as '0'.

bit 6-4 Unimplemented: Read as '0'

bit 3-0 **PCFG3:PCFG0**: A/D Port Configuration Control bits:

| PCFG3: PCFG0 | AN4 RA5 | AN3 RA3 | AN2 RA2 | AN1 RA1 | AN0 RA0 | VREF+ | VREF- | CHAN/ Refs ⁽¹⁾ |
|-----------------|------------|------------|------------|------------|------------|-------|-------|------------------------------|
| 0000 | Α | Α | Α | А | А | VDD | Vss | 8/0 |
| 0001 | Α | VREF+ | Α | Α | Α | RA3 | Vss | 7/1 |
| 0010 | Α | Α | Α | Α | Α | VDD | Vss | 5/0 |
| 0011 | Α | VREF+ | Α | Α | Α | RA3 | Vss | 4/1 |
| 0100 | D | А | D | Α | Α | VDD | Vss | 3/0 |
| 0101 | D | VREF+ | D | Α | Α | RA3 | Vss | 2/1 |
| 011x | D | D | D | D | D | VDD | Vss | 0/0 |
| 1000 | Α | VREF+ | VREF- | Α | Α | RA3 | RA2 | 6/2 |
| 1001 | Α | А | Α | Α | Α | VDD | Vss | 6/0 |
| 1010 | Α | VREF+ | Α | Α | Α | RA3 | Vss | 5/1 |
| 1011 | Α | VREF+ | VREF- | Α | Α | RA3 | RA2 | 4/2 |
| 1100 | Α | VREF+ | VREF- | Α | Α | RA3 | RA2 | 3/2 |
| 1101 | D | VREF+ | VREF- | Α | Α | RA3 | RA2 | 2/2 |
| 1110 | D | D | D | D | А | VDD | Vss | 1/0 |
| 1111 | D | VREF+ | VREF- | D | Α | RA3 | RA2 | 1/2 |

A = Analog input

D = Digital I/O

Note 1: This column indicates the number of analog channels available as A/D inputs and the number of analog channels used as voltage reference inputs.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

The ADRESH:ADRESL registers contain the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared and the A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 10-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.


To determine sample time, see Section 10.1. After this acquisition time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - · Set ADIE bit
 - · Set PEIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts enabled); OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- For the next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD.

FIGURE 10-1: A/D BLOCK DIAGRAM



10.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 10-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 10-2. The maximum recommended impedance for analog sources is 10 k Ω . As the impedance is decreased, the acquisition time may be

decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Equation 10-1 may be used to calculate the minimum acquisition time. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time, TACQ, see the PICmicro[™] Mid-Range Reference Manual (DS33023).

EQUATION 10-1: ACQUISITION TIME

Tacq = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = Tamp + Tc + Tcoff = 2 μs + Tc + [(Temperature -25°C)(0.05 μs/°C)] Tc = Chold (Ric + Rss + Rs) In(1/2047) - 120 pF (1 kΩ + 7 kΩ + 10 kΩ) In(0.0004885) = 16.47 μs Tacq = 2 μs + 16.47 μs + [(50°C -25°C)(0.05 μs/°C) = 19.72 μs

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
 - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - 3: The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

FIGURE 10-2: ANALOG INPUT MODEL



10.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 10-1shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

10.3 Configuring Analog Port Pins

The ADCON1, and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the device specifications.

TABLE 10-1: TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

| AD Clock S | Maximum Davida Eraguanav | | |
|-------------------------|--------------------------|--------------------------|--|
| Operation | ADCS1:ADCS0 | Maximum Device Frequency | |
| 2Tosc | 00 | 1.25 MHz | |
| 8Tosc | 01 | 5 MHz | |
| 32Tosc | 10 | 20 MHz | |
| RC ^(1, 2, 3) | 11 | (Note 1) | |

- **Note 1:** The RC source has a typical TAD time of 4 μ s, but can vary between 2-6 μ s.
 - 2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.
 - 3: For extended voltage devices (LC), please refer to the Electrical Characteristics (Sections 14.1 and 14.2).


10.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

In Figure 10-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 10-3: A/D CONVERSION TAD CYCLES




10.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D

Format Select bit (ADFM) controls this justification. Figure 10-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 10-4: A/D RESULT JUSTIFICATION



10.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/ \overline{DONE} bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To allow the conversion to occur during SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

10.6 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off, and any conversion is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH A/D

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | PC BC | , | | LR, DT |
|------------------------|--------|----------|-------------|------------|-------------------------------|------------|-------------|----------|--------|----------|------|------|-----------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | (1) | ADIF | (1) | (1) | SSPIF | CCP1IF | TMR2IF | TMR1IF | r0rr | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | (1) | ADIE | (1) | (1) | SSPIE | CCP1IE | TMR2IE | TMR1IE | r0rr | 0000 | 0000 | 0000 |
| 1Eh | ADRESH | A/D Resu | ılt Registe | er High By | /te | | | | | xxxx | xxxx | uuuu | uuuu |
| 9Eh | ADRESL | A/D Resu | ılt Registe | er Low By | te | | | | | xxxx | xxxx | uuuu | uuuu |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON | 0000 | 00-0 | 0000 | 00-0 |
| 9Fh | ADCON1 | ADFM | _ | _ | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0- | 0000 | 0- | 0000 |
| 85h | TRISA | _ | _ | PORTA [| PORTA Data Direction Register | | | | | | 1111 | 11 | 1111 |
| 05h | PORTA | _ | | PORTA [| Data Latch w | hen writte | en: PORTA p | ins when | read | 0x | 0000 | 0u | 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These bits are reserved; always maintain clear.

PIC16F872

NOTES:

11.0 SPECIAL FEATURES OF THE CPU

The PIC16F872 microcontroller has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code Protection
- ID Locations
- · In-Circuit Serial Programming
- · Low Voltage In-Circuit Serial Programming
- · In-Circuit Debugger

The microcontrollers have a Watchdog Timer, which can be shut-off only through configuration bits. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits is used to select various options.

Additional information on special features is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

11.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. The erased, or unprogrammed, value of the configuration word is 3FFFh. These bits are mapped in program memory location 2007h.

It is important to note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

REGISTER 11-1: CONFIGURATION WORD (ADDRESS: 2007h)⁽¹⁾

| R/P-1 | R/P-1 | R/P-1 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
|---|---------|------------------------|--|----------------|-----------|----------------------|---------------------------|-----------|----------|-------------|-------|-------|-------|
| CP1 | CP0 | DEBUG | _ | WRT | CPD | LVP | BODEN | CP1 | CP0 | PWRTE | WDTE | F0SC1 | F0SC0 |
| bit13 | pit13 b | | | | | | | | | | bit0 | | |
| hit 12 12 CD4 CD0. FLACH Dragram Mamony Code Dratastics Lite(2) | | | | | | | | | | | | | |
| bit 13-1 | 2 | | CP1:CP0: FLASH Program Memory Code Protection bits ⁽²⁾ 11 = Code protection off | | | | | | | | | | |
| bit 5-4 | | 10 = Not | - | | | | | | | | | | |
| | | 01 = Not | | | | | | | | | | | |
| | | 00 = All n | nemory | code pro | otected | | | | | | | | |
| bit 11 | | DEBUG: | | • | | | | | | | | | |
| | | | | ••• | | | | • | | se I/O pins | | | |
| hit 10 | | | | ••• | | KB6 ai | na RB7 are | e dedica | ea to tr | ne debugg | er | | |
| bit 10 | | Unimpler | | | | ۸/:، | | | | | | | |
| bit 9 | | WRT: FLA | | • | • | | nable bit be written t | to by EE | | ontrol | | | |
| | | • | | | | | not be writt | • | | | | | |
| bit 8 | | • | | . • | | | tection bit | | | | | | |
| 2.1.0 | | 1 = Code | | | | | | | | | | | |
| | | 0 = Data | • | | ory code | e protec | ted | | | | | | |
| bit 7 | | LVP: Low | Voltage | e In-Circ | uit Seria | al Progr | amming E | nable bit | | | | | |
| | | | • | | | | v voltage p | • | • | | | | |
| | | | | | | | t be used t | for progr | amming | 9 | | | |
| bit 6 | | BODEN: | | | t Enabl | e bit ⁽³⁾ | | | | | | | |
| | | 1 = BOR 0 = BOR | | - | | | | | | | | | |
| hit 2 | | PWRTE: | | | Enoble | hi+(3) | | | | | | | |
| bit 3 | | 1 = PWR | | • | LHable | DIL | | | | | | | |
| | | 0 = PWR | | | | | | | | | | | |
| bit 2 | | WDTE: W | /atchdo | g Timer l | Enable | bit | | | | | | | |
| | | 1 = WDT | enable | b | | | | | | | | | |
| | | 0 = WDT | disable | d | | | | | | | | | |
| bit 1-0 | | FOSC1:F | | | r Selec | tion bits | 5 | | | | | | |
| | | 11 = RC (| | · - | | | | | | | | | |
| | | 10 = HS 0 01 = XT 0 | | | | | | | | | | | |
| | | 00 = LP c | | | | | | | | | | | |
| | | | | | | | | | | | | | |

- Note 1: The erased (unprogrammed) value of the configuration word is 3FFFh.
 - 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.
 - **3:** Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

Legend:

 $R = Readable \ bit$ $P = Programmable \ bit$ $U = Unimplemented \ bit, read as '0' - n = Value \ when \ device \ is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

11.2 Oscillator Configurations

11.2.1 OSCILLATOR TYPES

The PIC16F872 can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


• HS High Speed Crystal/Resonator

RC Resistor/Capacitor

11.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 11-1). The PIC16F872 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 11-2).

FIGURE 11-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



Note 1: See Table 11-1 and Table 11-2 for recommended values of C1 and C2.

2: A series resistor (RS) may be required for AT strip cut crystals.

3: RF varies with the crystal chosen.

FIGURE 11-2: EXTERNAL CLOCK INPUT
OPERATION (HS, XT OR
LP OSC
CONFIGURATION)




TABLE 11-1: CERAMIC RESONATORS

| | Ranges Tested: | | | | | | | | |
|---------------------|----------------|-------------|--------------------------|--|--|--|--|--|--|
| Mode Freq OSC1 OSC2 | | | | | | | | | |
| XT | 455 kHz | 68 - 100 pF | 68 - 100 pF | | | | | | |
| | 2.0 MHz | 15 - 68 pF | 15 - 68 pF | | | | | | |
| | 4.0 MHz | 15 - 68 pF | 15 - 68 pF | | | | | | |
| HS | 8.0 MHz | 10 - 68 pF | 10 - 68 pF 10 - 22 pF | | | | | | |
| | 16.0 MHz | 10 - 22 pF | 10 - 22 pF | | | | | | |

These values are for design guidance only. See notes following Table 11-2.

| | Resonators Used: | | | | | | | | |
|-------------|---|--------|--|--|--|--|--|--|--|
| 455 kHz | ± 0.3% | | | | | | | | |
| 2.0 MHz | Murata Erie CSA2.00MG | ± 0.5% | | | | | | | |
| 4.0 MHz | Murata Erie CSA4.00MG | ± 0.5% | | | | | | | |
| 8.0 MHz | Murata Erie CSA8.00MT | ± 0.5% | | | | | | | |
| 16.0 MHz | Murata Erie CSA16.00MX | ± 0.5% | | | | | | | |
| All resonat | All resonators used did not have built-in capacitors. | | | | | | | | |

TABLE 11-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

| Osc Type | Crystal Freq | Cap. Range C1 | Cap. Range C2 |
|----------|-----------------|------------------|---------------------|
| LP | 32 kHz | 33 pF | 33 pF |
| | 200 kHz | 15 pF | 15 pF |
| XT | 200 kHz | 47-68 pF | 47-68 pF |
| | 1 MHz | 15 pF | 15 pF |
| | 4 MHz | 15 pF | 15 pF |
| HS | 4 MHz | 15 pF | 15 pF |
| | 8 MHz | 15-33 pF | 15-33 pF |
| | 20 MHz | 15-33 pF | 15-33 pF |

These values are for design guidance only. See notes following this table.


| Crystals Used | | | | | | | | |
|---------------|------------------------|----------|--|--|--|--|--|--|
| 32 kHz | Epson C-001R32.768K-A | ± 20 PPM | | | | | | |
| 200 kHz | STD XTL 200.000KHz | ± 20 PPM | | | | | | |
| 1 MHz | ECS ECS-10-13-1 | ± 50 PPM | | | | | | |
| 4 MHz | ECS ECS-40-20-1 | ± 50 PPM | | | | | | |
| 8 MHz | EPSON CA-301 8.000M-C | ± 30 PPM | | | | | | |
| 20 MHz | EPSON CA-301 20.000M-C | ± 30 PPM | | | | | | |

- **Note 1:** Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** When migrating from other PICmicro® devices, oscillator performance should be verified.

11.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 11-3 shows how the R/C combination is connected to the PIC16F872.

FIGURE 11-3: RC OSCILLATOR MODE



11.3 Reset

The PIC16F872 differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and WDT Reset, on $\overline{\text{MCLR}}$ Reset during


SLEEP, and Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different RESET situations, as indicated in Table 11-4. These bits are used in software to determine the nature of the RESET. See Table 11-6 for a full description of RESET states of all registers.

A simplified block diagram of the On-Chip Reset circuit is shown in Figure 11-4.

These devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 11-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



11.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions. For additional information, refer to Application Note (AN007), "Power-up Trouble Shooting", (DS00007).

11.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

11.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay is over (if PWRT is enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

11.7 Brown-out Reset (BOR)

The configuration bit, BODEN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter #D005, about 4V) for longer than TBOR (parameter #35, about 100 μS), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

11.8 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR Reset occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F872 device operating in parallel.

Table 11-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 11-6 shows the RESET conditions for all the registers.

11.9 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits.

Bit 0 is the Brown-out Reset Status bit (BOR). Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit BOR cleared, indicating a BOR occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable and is, therefore, not valid at any time.

Bit 1 is the Power-on Reset Status bit (POR). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 11-3: TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | Power | -up | Brown-out | Wake-up from | |
|--------------------------|---------------------|----------|------------------|--------------|--|
| Oscillator Configuration | PWRTE = 0 PWRTE = 1 | | Brown-out | SLEEP | |
| XT, HS, LP | 72 ms + 1024Tosc | 1024Tosc | 72 ms + 1024Tosc | 1024Tosc | |
| RC | 72 ms | _ | 72 ms | _ | |

TABLE 11-4: STATUS BITS AND THEIR SIGNIFICANCE

| POR | BOR | то | PD | |
|-----|-----|----|----|---|
| 0 | х | 1 | 1 | Power-on Reset |
| 0 | х | 0 | x | Illegal, TO is set on POR |
| 0 | х | х | 0 | Illegal, PD is set on POR |
| 1 | 0 | 1 | 1 | Brown-out Reset |
| 1 | 1 | 0 | 1 | WDT Reset |
| 1 | 1 | 0 | 0 | WDT Wake-up |
| 1 | 1 | u | u | MCLR Reset during normal operation |
| 1 | 1 | 1 | 0 | MCLR Reset during SLEEP or interrupt wake-up from SLEEP |

TABLE 11-5: RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 000h | 0001 1xxx | 0x |
| MCLR Reset during normal operation | 000h | 000u uuuu | uu |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | uu |
| WDT Reset | 000h | 0000 1uuu | uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu |
| Brown-out Reset | 000h | 0001 1uuu | u0 |
| Interrupt wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

| Register | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset | Wake-up via WDT or Interrupt |
|----------|------------------------------------|--------------------------|---------------------------------|
| W | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF | N/A | N/A | N/A |
| TMR0 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 0000h | 0000h | PC + 1 ⁽²⁾ |
| STATUS | 0001 1xxx | 000q quuu (3) | uuuq quuu ⁽³⁾ |
| FSR | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA | 0x 0000 | 0u 0000 | uu uuuu |
| PORTB | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTC | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCLATH | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0000 000x | 0000 000u | uuuu uuuu ⁽¹⁾ |
| PIR1 | r0rr 0000 | r0rr 0000 | rurr uuuu(1) |
| PIR2 | -r-0 0r | -r-0 0r | -r-u ur(1) |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

- Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 3: See Table 11-5 for RESET value for specific condition.

PIC16F872

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| Register | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset | Wake-up via WDT or Interrupt |
|------------|------------------------------------|--------------------------|---------------------------------|
| TMR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR1H | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T1CON | 00 0000 | uu uuuu | uu uuuu |
| TMR2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| T2CON | -000 0000 | -000 0000 | -uuu uuuu |
| SSPBUF | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| SSPCON | 0000 0000 | 0000 0000 | uuuu uuuu |
| CCPR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR1H | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP1CON | 00 0000 | 00 0000 | uu uuuu |
| ADRESH | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| ADCON0 | 0000 00-0 | 0000 00-0 | uuuu uu-u |
| OPTION_REG | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA | 11 1111 | 11 1111 | uu uuuu |
| TRISB | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISC | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIE1 | r0rr 0000 | r0rr 0000 | rurr uuuu |
| PIE2 | -r-0 0r | -r-0 0r | -r-u ur |
| PCON | qq | uu | uu |
| SSPCON2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PR2 | 1111 1111 | 1111 1111 | 1111 1111 |
| SSPADD | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPSTAT | 00 0000 | 00 0000 | uu uuuu |
| ADRESL | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| ADCON1 | 0 0000 | 0 0000 | u uuuu |
| EEDATA | 0 0000 | 0 0000 | u uuuu |
| EEADR | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EEDATH | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EEADRH | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EECON1 | x x000 | u u000 | u uuuu |
| EECON2 | | | |


Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 11-5 for RESET value for specific condition.










FIGURE 11-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 11-8: SLOW RISETIME (MCLR TIED TO VDD VIA RC NETWORK)



11.10 Interrupts

The PIC16F872 has 10 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register, INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit

FIGURE 11-9: INTERRUPT LOGIC



11.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 11.13 for details on SLEEP mode.

11.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>), see Section 5.0.

11.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>), see Section 4.2.

11.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (i.e., W register and STATUS register). This will have to be implemented in software.

Since the upper 16 bytes of each bank are common in PIC16F872 devices, temporary holding registers, W_TEMP, STATUS_TEMP and PCLATH_TEMP, should be placed in here. These 16 locations don't require banking and therefore, make it easier for context save and restore. The same code shown in Example 11-1 can be used.

EXAMPLE 11-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

```
MOVWF
         W TEMP
                            ;Copy W to TEMP register
SWAPF
         STATUS, W
                            ;Swap status to be saved into W
                            ; bank 0, regardless of current bank, Clears IRP, RP1, RP0
CLRF
         STATUS
         STATUS TEMP
                           ; Save status to bank zero STATUS_TEMP register
MOVWF
MOVE
         PCLATH, W
                           ;Only required if using pages 1, 2 and/or 3
MOVWF
         PCLATH TEMP
                            ;Save PCLATH into W
CLRF
         PCLATH
                            ; Page zero, regardless of current page
: (ISR)
                            : (Insert user code here)
MOVF
         PCLATH TEMP, W
                            ; Restore PCLATH
MOVWF
         PCLATH
                            ; Move W into PCLATH
         STATUS_TEMP,W
                            ;Swap STATUS_TEMP register into W
SWAPF
                           ; (sets bank to original state)
MOVWF
         STATUS
                            ; Move W into STATUS register
         W TEMP, F
                           ;Swap W_TEMP
SWAPF
SWAPF
         W_TEMP,W
                            ;Swap W_TEMP into W
```

11.12 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTE (Section 11.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 11-10: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 11-7: SUMMARY OF WATCHDOG TIMER REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|--------------|-------|----------------------|-------|-------|----------------------|-------|-------|-------|
| 2007h | Config. bits | (1) | BODEN ⁽¹⁾ | CP1 | CP0 | PWRTE ⁽¹⁾ | WDTE | FOSC1 | FOSC0 |
| 81h,181h | OPTION_REG | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 11-1 for operation of these bits.

11.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

11.13.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- External RESET input on MCLR pin.
- Watchdog Timer wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change or Peripheral Interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- CCP Capture mode interrupt.
- 4. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 5. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- EEPROM write operation completion.

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


11.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



11.14 In-Circuit Debugger

When the DEBUG bit in the configuration word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 11-8 shows which features are consumed by the background debugger.

TABLE 11-8: DEBUGGER RESOURCES

| I/O pins | RB6, RB7 |
|----------------|--|
| Stack | 1 level |
| Program Memory | Address 0000h must be NOP |
| | Last 100h words |
| Data Memory | 0x070 (0x0F0, 0x170, 0x1F0) 0x1EB - 0x1EF |

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

11.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

11.16 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

11.17 In-Circuit Serial Programming

PIC16F872 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

When using ICSP, the part must be supplied 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code protect, both from an onstate to off-state. For all other cases of ICSP, the part may be programmed at the normal operating voltages. This means calibration values, unique user IDs or user code can be reprogrammed or added.

For complete details of serial programming, please refer to the EEPROM Memory Programming Specification for the PIC16F87X (DS39025).

11.18 Low Voltage ICSP Programming

The LVP bit of the configuration word enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP, using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM pin, provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in low voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on $\overline{\text{MCLR}}$.

It should be noted that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

12.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode** which specifies the instruction type, and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 12-1, while the various opcode fields are summarized in Table 12-1.

Table 13-2 lists the instructions recognized by the MPASM™ Assembler. A complete description of each instruction is also available in the PICmicro™ Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, '£' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while '£' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight- or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles with the second cycle executed as a NOP.

Note: To maintain upward compatibility with future PIC16F872 products, <u>do not use</u> the OPTION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

12.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

TABLE 12-1: OPCODE FIELD DESCRIPTIONS

| Field | Description | | | | |
|-------|---|--|--|--|--|
| f | Register file address (0x00 to 0x7F) | | | | |
| W | Working register (accumulator) | | | | |
| b | Bit address within an 8-bit file register | | | | |
| k | Literal field, constant data or label | | | | |
| x | Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. | | | | |
| d | Destination select; $d = 0$: store result in W, $d = 1$: store result in file register f. Default is $d = 1$. | | | | |
| PC | Program Counter | | | | |
| TO | Time-out bit | | | | |
| PD | Power-down bit | | | | |

FIGURE 12-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 12-2: PIC16F872 INSTRUCTION SET

| Mnemonic, | | Description | | Cycles 14-Bit Opcode | | • | Status | Notes | |
|-----------|------|------------------------------|---------|----------------------|------|------|--------|----------|-------|
| Opera | ands | Description | | MSb | | | LSb | Affected | Notes |
| | | BYTE-ORIENTED FILE REGIS | TER OPE | RATIO | NS | | | | |
| ADDWF | f, d | Add W and f | 1 | 0.0 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxxx | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| | | BIT-ORIENTED FILE REGIST | ER OPER | RATION | IS | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| | | LITERAL AND CONTROL | OPERAT | IONS | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into Standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

Note: Additional information on the mid-range instruction set is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

^{3:} If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

12.2 Instruction Descriptions

| ADDLW | Add Literal and W | | |
|------------------|---|--|--|
| Syntax: | [label] ADDLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | $(W) + k \to (W)$ | | |
| Status Affected: | C, DC, Z | | |
| Description: | The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register. | | |

| BCF | Bit Clear f |
|------------------|--------------------------------------|
| Syntax: | [label] BCF f,b |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ |
| Operation: | $0 \rightarrow (f{<}b{>})$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| ADDWF | Add W and f | | | | |
|------------------|--|--|--|--|--|
| Syntax: | [label] ADDWF f,d | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | |
| Operation: | (W) + (f) \rightarrow (destination) | | | | |
| Status Affected: | C, DC, Z | | | | |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | |

| BSF | Bit Set f |
|------------------|-----------------------------------|
| Syntax: | [label] BSF f,b |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |
| | |

| ANDLW | AND Literal with W | | |
|------------------|---|--|--|
| Syntax: | [label] ANDLW k | | |
| Operands: | $0 \leq k \leq 255$ | | |
| Operation: | (W) .AND. (k) \rightarrow (W) | | |
| Status Affected: | Z | | |
| Description: | The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register. | | |

| BTFSS | Bit Test f, Skip if Set | |
|------------------|--|--|
| Syntax: | [label] BTFSS f,b | |
| Operands: | $0 \le f \le 127$ $0 \le b < 7$ | |
| Operation: | skip if $(f < b >) = 1$ | |
| Status Affected: | None | |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction. | |

| ANDWF | AND W with f | |
|------------------|--|--|
| Syntax: | [label] ANDWF f,d | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | |
| Operation: | (W) .AND. (f) \rightarrow (destination) | |
| Status Affected: | Z | |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | |

| BTFSC | Bit Test, Skip if Clear | |
|------------------|--|--|
| Syntax: | [label] BTFSC f,b | |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ | |
| Operation: | skip if $(f < b >) = 0$ | |
| Status Affected: | None | |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction. | |

| CALL | Call Subroutine | CLRWDT | Clear Watchdog Timer |
|------------------|---|-------------------------------|---|
| Syntax: | [label] CALL k | Syntax: | [label] CLRWDT |
| Operands: | $0 \le k \le 2047$ | Operands: | None |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11> | Operation: | $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \underline{\overline{TO}} \end{array}$ |
| Status Affected: | None | | $1 \to \overline{PD}$ |
| Description: | Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. | Status Affected: Description: | TO, PD CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. |
| CLRF | Clear f | COMF | Complement f |
| Syntax: | [label] CLRF f | Syntax: | [label] COMF f,d |
| Operands: | $0 \le f \le 127$ | Operands: | $0 \le f \le 127$ |
| Operation: | $00h \rightarrow (f)$ | | $d \in [0,1]$ |
| 0 | 1 → Z | Operation: | $(\bar{f}) \rightarrow (destination)$ |
| Status Affected: | Z | Status Affected: | Z |
| Description: | The contents of register 'f' are cleared and the Z bit is set. | Description: | The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'. |
| CLRW | Clear W | DECF | Decrement f |
| Syntax: | [label] CLRW | Syntax: | [label] DECF f,d |
| Operands: | None | Operands: | 0 ≤ f ≤ 127 |
| Operation: | 00h → (W) | | d ∈ [0,1] |
| | 1 → Z | Operation: | (f) - 1 → (destination) |
| Status Affected: | Z | Status Affected: | Z |
| Description: | W register is cleared. Zero bit (Z) is set. | Description: | Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| DECFSZ | Decrement f, Skip if 0 | INCFSZ | Increment f, Skip if 0 |
|----------------------------------|---|------------------|--|
| Syntax: | [label] DECFSZ f,d | Syntax: | [label] INCFSZ f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - 1 \rightarrow (destination); skip if result = 0 | Operation: | (f) + 1 \rightarrow (destination), skip if result = 0 |
| Status Affected: | None | Status Affected: | None |
| Description: | The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2Tcy instruction. | Description: | The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2Tcy instruction. |
| GOTO | Unconditional Branch | IORLW | Inclusive OR Literal with W |
| Syntax: | [label] GOTO k | Syntax: | [label] IORLW k |
| Operands: | $0 \leq k \leq 2047$ | Operands: | $0 \leq k \leq 255$ |
| Operation: | $k \rightarrow PC < 10:0 >$ | Operation: | (W) .OR. $k \rightarrow$ (W) |
| | PCLATH<4:3> → PC<12:11> | Status Affected: | Z |
| Status Affected: Description: | None GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. | Description: | The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register. |
| INCF | Increment f | IORWF | Inclusive OR W with f |
| Syntax: | [label] INCF f,d | Syntax: | [label] IORWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) + 1 \rightarrow (destination) | Operation: | (W) .OR. (f) \rightarrow (destination) |
| Status Affected: | Z | Status Affected: | Z |
| Description: | The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register If 'd' is | Description: | Inclusive OR the W register with register 'f'. If 'd' is 0, the result is |

is placed in the W register. If 'd' is 1, the result is placed back in

register 'f'.

placed in the W register. If 'd' is 1,

the result is placed back in

register 'f'.

| MOVF | Move f |
|------------------|---|
| Syntax: | [label] MOVF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | $(f) \rightarrow (destination)$ |
| Status Affected: | Z |
| Description: | The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register, since status flag Z is affected. |

| NOP | No Operation |
|------------------|---------------|
| Syntax: | [label] NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |
| | |
| | |
| | |
| | |

| MOVLW | Move Literal to W | |
|------------------|--|--|
| Syntax: | [label] MOVLW k | |
| Operands: | $0 \leq k \leq 255$ | |
| Operation: | $k \rightarrow (W)$ | |
| Status Affected: | None | |
| Description: | The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's. | |

| RETFIE | Return from Interrupt |
|------------------|---|
| Syntax: | [label] RETFIE |
| Operands: | None |
| Operation: | $TOS \rightarrow PC,$ $1 \rightarrow GIE$ |
| Status Affected: | None |

| MOVWF | Move W to f |
|------------------|--|
| Syntax: | [label] MOVWF f |
| Operands: | $0 \le f \le 127$ |
| Operation: | $(W) \rightarrow (f)$ |
| Status Affected: | None |
| Description: | Move data from W register to register 'f'. |

| RETLW | Return with Literal in W |
|------------------|---|
| Syntax: | [label] RETLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | $k \rightarrow (W);$ TOS \rightarrow PC |
| Status Affected: | None |
| Description: | The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. |

| RLF | Rotate Left f through Carry |
|------------------|---|
| Syntax: | [label] RLF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | See description below |
| Status Affected: | С |
| Description: | The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. Register f |

SLEEP

| Syntax: | [label] SLEEP |
|------------------|--|
| Operands: | None |
| Operation: | $\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \overline{\underline{TO}}, \\ 0 \rightarrow \overline{PD} \end{array}$ |
| Status Affected: | TO, PD |
| Description: | The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared. |

The processor is put into SLEEP mode with the oscillator stopped.

| RETURN | Return from Subroutine |
|------------------|--|
| Syntax: | [label] RETURN |
| Operands: | None |
| Operation: | $TOS \to PC$ |
| Status Affected: | None |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction. |

| RRF | Rotate Right f through Carry |
|------------------|--|
| Syntax: | [label] RRF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | See description below |
| Status Affected: | С |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. |
| | C → Register f |

| SUBLW | Subtract W from Literal |
|------------------|--|
| Syntax: | [label] SUBLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | $k - (W) \rightarrow (W)$ |
| Status Affected: | C, DC, Z |
| Description: | The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register. |

| SUBWF | Subtract W from f |
|---------------------|---|
| Syntax: | [label] SUBWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - (W) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| SWAPF | Swap Nibbles in f |
|------------------|--|
| Syntax: | [label] SWAPF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$ |
| Status Affected: | None |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'. |

| XORLW | Exclusive OR Literal with W |
|------------------|---|
| Syntax: | [label] XORLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .XOR. $k \rightarrow (W)$ |
| Status Affected: | Z |
| Description: | The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| XORWF | Exclusive OR W with f |
|------------------|---|
| Syntax: | [label] XORWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (W) .XOR. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

13.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC™ In-Circuit Emulator
- · In-Circuit Debugger
 - MPLAB ICD
- · Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM™ 1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ® Demonstration Board

13.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows®-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor
- · A project manager
- · Customizable toolbar and key mapping
- · A status bar
- · On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

13.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- · Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process.

13.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

13.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

13.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

13.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft® Windows environment were chosen to best make these features available to you, the end user.

13.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

13.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

13.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

13.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

13.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42. PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

13.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²C[™] bus and separate headers for connection to an LCD module and a keypad.

13.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

13.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

13.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 13-1: DEVELOPMENT TOOLS FROM MICROCHIP

| | PIC12CXX | PIC14000 | PIC16C5X | PIC16C6X | PIC16CXXX | PIC16F62X | YT38F3I9 | PIC16C7X | PIC16C8X | PIC16F8X | PIC16C9X | PIC17C4X | PIC17C7XX | CAASOFSIG | PIC18CXX2 | 54CXX\ | 93CXX SPCXX\ S4CXX\ bIC18EXXX | SPCXX/ SPCXX/ PIC18FXXX |
|--|----------|----------|-------------|----------|-------------|-------------|-------------|----------|----------|----------|----------|----------|-----------|-------------|---------------------------------------|---------------------------------------|--|-------------------------------|
| MPLAB [®] Integrated Development Environment | > | > | ~ | ^ | ~ | > | > | > | > | > | > | ` | • | ` | > | | > | > |
| MPLAB® C17 C Compiler | | | | | | | | | | | | ^ | - | <i>></i> | | | | |
| MPLAB® C18 C Compiler | | | | | | | | | | | | | | _ | ^ ^ | <i>^ ^</i> | | |
| MPASM™ Assembler/ MPLINK™ Object Linker | ^ | > | > | ^ | ^ | <i>></i> | > | > | > | > | > | • | > | * | ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` | > | > | > |
| MPLAB® ICE In-Circuit Emulator | ر × | > | ^ | > | 1 | **/ | ` | ` | ` | ` | ` | ` | > | , | <i>></i> | <i>,</i> | | |
| ICEPIC TM In-Circuit Emulator | > | | ~ | ^ | < | | > | > | > | | > | | | | | | | |
| MPLAB® ICD In-Circuit Debugger | | | | *^ | | | * | | | > | | | | | • | ` | ` | `` |
| PICSTART® Plus Entry Level Development Programmer | > | > | > | ^ | <i>></i> | ** | > | > | > | > | > | ` | > | > | <i>></i> | ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` | | |
| PRO MATE® II Universal Device Programmer | > | > | > | > | > | * | > | > | > | > | > | <u> </u> | > | > | <u> </u> | > | ```` | > |
| PICDEM™ 1 Demonstration Board | | | > | | > | | + | | > | | | > | | | | | | |
| PICDEM™ 2 Demonstration Board | | | | ∤^ | | | † | | | | | | | > | ` <u>`</u> | > | | |
| PICDEM™ 3 Demonstration Board | | | | | | | | | | | > | | | | | | | |
| PICDEM™ 14A Demonstration Board | | > | | | | | | | | | | | | | | | | |
| PICDEM™ 17 Demonstration Board | | | | | | | | | | | | • | | | | | | |
| KEELoo® Evaluation Kit | | | | | | | | | | | | | | | | | ` | > |
| KEELoq $^{	ext{@}}$ Transponder Kit | | | | | | | | | | | | | | | | | <u> </u> | <i>></i> |
| microlD™ Programmer's Kit | | | | | | | | | | | | | | | | | | <u> </u> |
| 125 kHz microlD™ Developer's Kit | | | | | | | | | | | | | | | | | | <i>,</i> |
| 125 kHz Anticollision microlD™ Developer's Kit | _ | | | | | | | | | | | | | | | | | <i>></i> |
| 13.56 MHz Anticollision microlD™ Developer's Kit | | | | | | | | | | | | | | | | | | ` |
| MCP2510 CAN Developer's Kit | L | Ļ | | | | | | | | | | | _ | | _ | | | |

^{*} Contact the Microchip Technology Inc. web site at www.microchip.com for information on how to use the MPLAB® ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77.
** Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

NOTES:

14.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Ambient temperature under bias | 55 to +125°C |
|--|---|
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss | -0.3 to +7.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0 to +14V |
| Voltage on RA4 with respect to Vss | 0 to +8.5V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | 300 mA |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, Iik (VI < 0 or VI > VDD) | ± 20 mA |
| Output clamp current, loκ (Vo < 0 or Vo > VDD) | ± 20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by PORTA and PORTB | 200 mA |
| Maximum current sourced by PORTA and PORTB | 200 mA |
| Maximum current sunk by PORTC | 200 mA |
| Maximum current sourced by PORTC | 200 mA |
| Note 1. Power dissipation is calculated as follows: Pdis - Vnn v /lnn - \(\subseteq Inn - \(\subseteq \subseteq \) \(\subseteq \subseteq \) | $-\sqrt{OH} \times 10H$ + $\Sigma(\sqrt{O} \times 10H)$ |

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL)

2: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 14-1: PIC16F872 VOLTAGE-FREQUENCY GRAPH





FIGURE 14-2: PIC16LF872 VOLTAGE-FREQUENCY GRAPH



14.1 DC Characteristics: PIC16F872 (Commercial, Industrial) PIC16LF872 (Commercial, Industrial)

| PIC16LF | 7872 (Com | nmercial, Industrial) | | ard Ope | _ | re -40 | ions (unless otherwise stated) 0°C ≤ TA ≤ +85°C for industrial 0°C ≤ TA ≤ +70°C for commercial |
|--------------|------------------|--|------|---------|------|--------|--|
| PIC16F8 | 72 (Comn | nercial, Industrial) | | ard Ope | | re -40 | ions (unless otherwise stated) $0^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial |
| Param No. | Symbol | Characteristic/ Device | Min | Тур† | Max | Units | Conditions |
| | VDD | Supply Voltage | | | | | |
| D001 | | PIC16LF872 | 2.2 | _ | 5.5 | V | LP,XT,RC osc configuration (DC to 4 MHz) |
| D001 | | PIC16F872 | 4.0 | | 5.5 | V | LP, XT, RC osc configuration |
| D001A | | PIC16LF872 | 4.5 | | 5.5 | V | HS osc configuration |
| D001A | | PIC16F872 | VBOR | | 5.5 | V | BOR enabled, FMAX = 14 MHz ⁽⁷⁾ |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | | 1.5 | | V | |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | _ | Vss | _ | V | See section on Power-on Reset for details |
| D004 | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | _ | | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Reset Voltage | 3.7 | 4.0 | 4.35 | V | BODEN bit in configuration word enabled |
| | IDD | Supply Current ^(2,5) | | | | | |
| D010 | | PIC16LF872 | _ | 0.6 | 2.0 | mA | XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V |
| D010 | | PIC16F872 | _ | 1.6 | 4 | mA | RC osc configurations Fosc = 4 MHz, VDD = 5.5V |
| D010A | | PIC16LF872 | _ | 20 | 35 | μΑ | LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled |
| D013 | | PIC16F872 | _ | 7 | 15 | mA | HS osc configuration, Fosc = 20 MHz, VDD = 5.5V |

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data is "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\frac{\text{OSC1}}{\text{MCLR}}$ = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD $\frac{\text{MCLR}}{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.1 DC Characteristics: PIC16F872 (Commercial, Industrial) PIC16LF872 (Commercial, Industrial) (Continued)

| PIC16LF | F872 (Com | nmercial, Industrial) | | ard Ope | | re -40 | ions (unless otherwise stated) $0^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial |
|--------------|------------------|---|-----|---------------------|-----|--------|--|
| PIC16F8 | 372 (Comn | nercial, Industrial) | | ard Ope ting tem | | re -40 | ions (unless otherwise stated) $0^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial |
| Param No. | Symbol | Characteristic/ Device | Min | Тур† | Max | Units | Conditions |
| D015 | ΔIBOR | Brown-out Reset Current ⁽⁶⁾ | _ | 85 | 200 | μΑ | BOR enabled, VDD = 5.0V |
| | IPD | Power-down Current ^(3,5) | | | | | |
| D020 | | PIC16LF872 | _ | 7.5 | 30 | μА | VDD = 3.0V, WDT enabled, -40°C to +85°C |
| D020 | | PIC16F872 | _ | 10.5 | 42 | μΑ | VDD = 4.0V, WDT enabled, -40°C to +85°C |
| D021 | | PIC16LF872 | _ | 0.9 | 5 | μΑ | VDD = 3.0V, WDT disabled, 0°C to +70°C |
| D021 | | PIC16F872 | _ | 1.5 | 16 | μΑ | VDD = 4.0V, WDT disabled, -40°C to +85°C |
| D021A | | PIC16LF872 | | 0.9 | 5 | μΑ | VDD = 3.0V, WDT disabled, -40°C to +85°C |
| D021A | | PIC16F872 | | 1.5 | 19 | μΑ | VDD = 4.0V, WDT disabled, -40°C to +85°C |
| D023 | Δ IBOR | Brown-out Reset Current ⁽⁶⁾ | _ | 85 | 200 | μА | BOR enabled, VDD = 5.0V |

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data is "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.2 DC Characteristics: PIC16F872 (Commercial, Industrial) PIC16LF872 (Commercial, Industrial)

| | | | | | | | (unless otherwise stated) |
|--------------|-------|---|-------------------|-----------|------------|-------|--|
| | | | Operating | tempe | erature -4 | | TA ≤ +85°C for industrial |
| DC CHA | RACTE | RISTICS | | | | | Ta ≤ +70°C for commercial |
| | | | | | e VDD ran | ge as | described in DC specification |
| _ | I | I | (Section 1 | 4.1) I | 1 | l | Γ |
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | VIL | Input Low Voltage | | | | | |
| | | I/O ports: | | | | | |
| D030 | | with TTL buffer | Vss | - | 0.15VDD | V | For entire VDD range |
| D030A | | | Vss | - | 0.8V | V | 4.5V ≤ VDD ≤ 5.5V |
| D031 | | with Schmitt Trigger buffer | Vss | - | 0.2Vdd | V | |
| D032 | | MCLR, OSC1 (in RC mode) | Vss | - | 0.2Vdd | V | |
| D033 | | OSC1 (in XT, HS and LP modes) | Vss | - | 0.3VDD | V | (Note 1) |
| | | Ports RC3 and RC4: | | | | | |
| D034 | | with Schmitt Trigger buffer | Vss | - | 0.3VDD | V | For entire VDD range |
| D034A | | with SMBus | -0.5 | - | 0.6 | V | for VDD = 4.5 to 5.5V |
| | VIH | Input High Voltage | | | | | |
| | | I/O ports: | | - | | | |
| D040 | | with TTL buffer | 2.0 | - | VDD | V | 4.5V ≤ VDD ≤ 5.5V |
| D040A | | | 0.25VDD + 0.8V | - | VDD | V | For entire VDD range |
| D041 | | with Schmitt Trigger buffer | 0.8Vpd | - | VDD | V | For entire VDD range |
| D042 | | MCLR | 0.8Vpd | - | VDD | V | |
| D042A | | OSC1 (XT, HS and LP modes) | 0.7Vdd | - | VDD | V | (Note 1) |
| D043 | | OSC1 (in RC mode) | 0.9Vdd | - | VDD | V | |
| | | Ports RC3 and RC4: | | | | | |
| D044 | | with Schmitt Trigger buffer | 0.7Vdd | - | VDD | V | For entire VDD range |
| D044A | | with SMBus | 1.4 | - | 5.5 | V | for VDD = 4.5 to 5.5V |
| D070 | IPURB | PORTB Weak Pull-up Current | 50 | 250 | 400 | μΑ | VDD = 5V, VPIN = VSS, -40°C TO +85°C |
| | lıL | Input Leakage Current ^(2, 3) | | | | | |
| D060 | | I/O ports | _ | _ | ±1 | μА | Vss ≤ Vpin ≤ Vdd, |
| 2000 | | li o porto | | | | μπ | Pin at hi-impedance |
| D061 | | MCLR, RA4/T0CKI | _ | _ | ±5 | μA | Vss ≤ VPIN ≤ VDD |
| D063 | | OSC1 | - | - | ±5 | μΑ | Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F872 be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

14.2 DC Characteristics: PIC16F872 (Commercial, Industrial) PIC16LF872 (Commercial, Industrial) (Continued)

| DACTE | DISTICS | Operating | tempe | rature -4 | | TA ≤ +85°C for industrial TA ≤ +70°C for commercial |
|-------------------|--|--|--|-----------------------|-----------------------|--|
| KACIE | RISTICS | | | e V _{DD} rar | | |
| Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| Vol | Output Low Voltage | | | | | |
| | I/O ports | - | - | 0.6 | V | IOL = 8.5 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$ |
| | OSC2/CLKOUT (RC osc config) | - | - | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C |
| Voн | Output High Voltage | | | | | |
| | I/O ports ⁽³⁾ | VDD - 0.7 | - | - | V | IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C |
| | OSC2/CLKOUT (RC osc config) | VDD - 0.7 | - | - | V | IOH = -1.3 mA, VDD = 4.5 V, -40 °C to $+85$ °C |
| Vod | Open Drain High Voltage | - | - | 8.5 | V | RA4 pin |
| Cosc ₂ | Capacitive Loading Specs on Output Pins OSC2 pin | - | - | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 |
| Сю | All I/O pins and OSC2 (RC | - | - | 50 | pF | |
| Св | | - | - | 400 | pF | |
| | _ | | | | | |
| | | | - | - | | 25°C at 5V |
| VDRW | | VMIN | - | | V | Using EECON to read/write VMIN = min. operating voltage |
| TDEW | - | - | 4 | 8 | ms | |
| | | | | | | |
| | | | - | - | - | 25°C at 5V |
| VPR | 1 1 1 1 | | - | | | Vmin = min operating voltage |
| | VDD for erase/write | VMIN | - | 5.5 | V | Using EECON to read/write, VMIN = min. operating voltage |
| TPEW | Erase/Write cycle time | - | 4 | 8 | ms | |
| | Sym VOL VOH COSC2 CIO CB ED VDRW TDEW EP VPR | VOL Output Low Voltage I/O ports OSC2/CLKOUT (RC osc config) VOH Output High Voltage I/O ports(3) OSC2/CLKOUT (RC osc config) VOD Open Drain High Voltage Capacitive Loading Specs on Output Pins OSC2 pin CIO All I/O pins and OSC2 (RC mode) SCL, SDA (I²C mode) Data EEPROM Memory Endurance VDRW VDD for read/write TDEW Erase/write cycle time Program FLASH Memory Endurance VPR VDD for read VDD for rease/write | ARACTERISTICS Operating Operating (Section 1 Sym Characteristic Min Vol Output Low Voltage I/O ports - OSC2/CLKOUT (RC osc config) - Voh Output High Voltage I/O ports (3) VDD - 0.7 OSC2/CLKOUT (RC osc config) VDD - 0.7 VOD Open Drain High Voltage - Capacitive Loading Specs on Output Pins COSC2 OSC2 pin CIO All I/O pins and OSC2 (RC - mode) SCL, SDA (I²C mode) Data EEPROM Memory ED Endurance 100K VDRW VDD for read/write VMIN TDEW Erase/write cycle time Program FLASH Memory EP Hodurance 1000 VPR VDD for read VDD for rease/write VMIN | Operating temper | Operating temperature | Operating voltage VDD range as a (Section 14.1) Sym |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F872 be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

14.3 DC Characteristics: PIC16F872 (Extended)

| PIC16F87 | 2 (Extend | ed) | | ard Ope ing temp | | | ns (unless otherwise stated) C |
|--------------|---------------|--|------|---------------------|------|-------|--|
| Param No. | Symbol | Characteristic/ Device | Min | Тур† | Max | Units | Conditions |
| | VDD | Supply Voltage | | | | | |
| D001 | | | 4.0 | _ | 5.5 | V | LP, XT, RC osc configuration |
| D001A | | | 4.5 | | 5.5 | V | HS osc configuration |
| D001A | | | VBOR | | 5.5 | V | BOR enabled, FMAX = 14 MHz ⁽⁷⁾ |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5 | _ | V | |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | _ | Vss | _ | V | See section on Power-on Reset for details |
| D004 | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | _ | _ | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Reset Voltage | 3.7 | 4.0 | 4.35 | V | BODEN bit in configuration word enabled |
| | IDD | Supply Current ^(2,5) | | | | | |
| D010 | | | _ | 1.6 | 4 | mA | RC osc configurations FOSC = 4 MHz, VDD = 5.5V |
| D013 | | | _ | 7 | 15 | mA | HS osc configuration, FOSC = 20 MHz, VDD = 5.5V |
| D015 | ΔIBOR | Brown-out Reset Current ⁽⁶⁾ | _ | 85 | 200 | μΑ | BOR enabled, VDD = 5.0V |
| | IPD | Power-down Current ^(3,5) | | | | | |
| D020A | | | | 10.5 | 60 | μΑ | VDD = 4.0V, WDT enabled |
| D021B | | | | 1.5 | 30 | μΑ | VDD = 4.0V, WDT disabled |
| D023 | Δ lbor | Brown-out Reset Current ⁽⁶⁾ | _ | 85 | 200 | μΑ | BOR enabled, VDD = 5.0V |

[†] Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.

- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\frac{\mathsf{OSC1}}{\mathsf{MCLR}} = \mathsf{external}$ square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD $\frac{\mathsf{MCLR}}{\mathsf{MCLR}} = \mathsf{VDD}$; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.4 DC Characteristics: PIC16F872 (Extended)

| DC CHA | ARACTE | RISTICS | Operating | tempe voltag | erature -4 | -0°C ≤ | s (unless otherwise stated) TA ≤ +125°C described in DC specification |
|--------------|--------|---|-------------------|-----------------|------------|--------|---|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | VIL | Input Low Voltage | | | | | |
| | | I/O ports: | | | | | |
| D030 | | with TTL buffer | Vss | - | 0.15VDD | V | For entire VDD range |
| D030A | | | Vss | - | 0.8V | V | $4.5V \le VDD \le 5.5V$ |
| D031 | | with Schmitt Trigger buffer | Vss | - | 0.2VDD | V | |
| D032 | | MCLR, OSC1 (in RC mode) | Vss | - | 0.2Vdd | V | |
| D033 | | OSC1 (in XT, HS and LP modes) | Vss | - | 0.3VDD | V | (Note1) |
| | | Ports RC3 and RC4: | | | | | |
| D034 | | with Schmitt Trigger buffer | Vss | - | 0.3VDD | V | For entire VDD range |
| D034A | | with SMBus | -0.5 | - | 0.6 | V | for $VDD = 4.5$ to $5.5V$ |
| | VIH | Input High Voltage | | | | | |
| | | I/O ports: | | - | | | |
| D040 | | with TTL buffer | 2.0 | - | VDD | V | $4.5V \le VDD \le 5.5V$ |
| D040A | | | 0.25VDD + 0.8V | - | VDD | V | For entire VDD range |
| D041 | | with Schmitt Trigger buffer | 0.8VDD | - | VDD | V | For entire VDD range |
| D042 | | MCLR | 0.8VDD | - | VDD | V | |
| D042A | | OSC1 (XT, HS and LP modes) | 0.7Vdd | - | VDD | V | (Note1) |
| D043 | | OSC1 (in RC mode) | 0.9Vdd | - | VDD | V | |
| | | Ports RC3 and RC4: | | | | | |
| D044 | | with Schmitt Trigger buffer | 0.7Vdd | - | VDD | V | For entire VDD range |
| D044A | | with SMBus | 1.4 | - | 5.5 | V | for $VDD = 4.5$ to $5.5V$ |
| D070A | IPURB | PORTB Weak Pull-up Current | 50 | 300 | 500 | μΑ | VDD = 5V, VPIN = VSS, |
| | lı∟ | Input Leakage Current ^(2, 3) | | | | | |
| D060 | | I/O ports | - | - | ±1 | μΑ | Vss ≤ VPIN ≤ VDD, Pin at hi-impedance |
| D061 | | MCLR, RA4/T0CKI | - | - | ±5 | μΑ | Vss ≤ VPIN ≤ VDD |
| D063 | | OSC1 | - | - | ±5 | μA | Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F872 be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

14.4 DC Characteristics: PIC16F872 (Extended) (Continued)

| DC CHA | ARACTE | RISTICS | Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C Operating voltage VDD range as described in DC specification (Section 14.1) | | | | | | |
|--------------|-------------------|--|---|------|-----|-------|--|--|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | |
| | Vol | Output Low Voltage | | | | | | | |
| D080A | | I/O Ports | | | 0.6 | V | IOL = 2.5 mA, VDD = 4.5V | | |
| D083A | | OSC2/CLKOUT (RC osc config) | | | 0.6 | V | IOL = 1.2 mA, VDD = 4.5V | | |
| | Vон | Output High Voltage | | | | | | | |
| D090A | | I/O ports ⁽³⁾ | VDD - 0.7 | - | - | V | IOH = -2.5 mA, VDD = 4.5V | | |
| D092A | | OSC2/CLKOUT (RC osc config) | VDD - 0.7 | - | - | V | IOH = -1.0 mA, VDD = 4.5V | | |
| D150* | Vod | Open Drain High Voltage | - | • | 8.5 | V | RA4 pin | | |
| D100 | Cosc ₂ | Capacitive Loading Specs on Output Pins OSC2 pin | _ | _ | 15 | pF | In XT, HS and LP modes when | | |
| D 100 | 00302 | Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο | - | | 15 | ρι | external clock is used to drive OSC1 | | |
| D101 | Сю | All I/O pins and OSC2 (RC mode) | - | - | 50 | pF | | | |
| D102 | Св | SCL, SDA (I ² C mode) | - | - | 400 | pF | | | |
| | | Data EEPROM Memory | | | | | | | |
| D120 | ED | Endurance | 100K | - | - | E/W | 25°C at 5V | | |
| D121 | VDRW | VDD for read/write | VMIN | - | 5.5 | V | Using EECON to read/write VMIN = min. operating voltage | | |
| D122 | TDEW | Erase/write cycle time | - | 4 | 8 | ms | | | |
| | | Program FLASH Memory | | | | | | | |
| D130 | EP | Endurance | 1000 | - | - | E/W | 25°C at 5V | | |
| D131 | VPR | VDD for read | VMIN | - | 5.5 | V | VMIN = min. operating voltage | | |
| D132A | | VDD for erase/write | VMIN | - | 5.5 | V | Using EECON to read/write, VMIN = min. operating voltage | | |
| D133 | TPEW | Erase/Write cycle time | - | 4 | 8 | ms | | | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F872 be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

1. TppS2ppS

Timing Parameter Symbology 14.5

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2ppS | 3. Tcc:st | (I ² C specifications only) |
|-------------|-----------|--|
| 2. TppS | 4. Ts | (I ² C specifications only) |
| Т | | |
| F Frequency | T | Time |

Lowercase letters (pp) and their meanings:

| рр | | | |
|----|----------|-----|----------|
| CC | CCP1 | osc | OSC1 |
| ck | CLKOUT | rd | RD |
| CS | CS | rw | RD or WR |
| di | SDI | SC | SCK |
| do | SDO | SS | SS |
| dt | Data in | tO | T0CKI |
| io | I/O port | t1 | T1CKI |
| mc | MCLR | wr | WR |


Uppercase letters and their meanings:

| S | | | |
|-----------------------|------------------------|------|--------------|
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (Hi-impedance) | V | Valid |
| L | Low | Z | Hi-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |

Tcc:st (I²C specifications only)

| CC | | | |
|-----|-----------------|-----|----------------|
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | STOP condition |
| STA | START condition | | |

FIGURE 14-3: LOAD CONDITIONS






TABLE 14-1: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|---------------|-------|----------------------------------|-----|------|--------|-------|--------------------|
| | Fosc | External CLKIN Frequency | DC | | 4 | MHz | XT and RC osc mode |
| | | (Note 1) | DC | _ | 4 | MHz | HS osc mode (-04) |
| | | | DC | _ | 20 | MHz | HS osc mode (-20) |
| | | | DC | _ | 200 | kHz | LP osc mode |
| | | Oscillator Frequency | DC | _ | 4 | MHz | RC osc mode |
| | | (Note 1) | 0.1 | _ | 4 | MHz | XT osc mode |
| | | | 4 | _ | 20 | MHz | HS osc mode |
| | | | 5 | | 200 | kHz | LP osc mode |
| 1 | Tosc | External CLKIN Period | 250 | _ | _ | ns | XT and RC osc mode |
| | | (Note 1) | 250 | _ | _ | ns | HS osc mode (-04) |
| | | | 50 | _ | _ | ns | HS osc mode (-20) |
| | | | 5 | _ | | μs | LP osc mode |
| | | Oscillator Period | 250 | _ | | ns | RC osc mode |
| | | (Note 1) | 250 | _ | 10,000 | ns | XT osc mode |
| | | | 250 | _ | 250 | ns | HS osc mode (-04) |
| | | | 50 | _ | 250 | ns | HS osc mode (-20) |
| | | | 5 | _ | _ | μs | LP osc mode |
| 2 | Tcy | Instruction Cycle Time (Note 1) | 200 | Tcy | DC | ns | Tcy = 4/Fosc |
| 3 | TosL, | External Clock in (OSC1) High or | 100 | _ | _ | ns | XT oscillator |
| | TosH | Low Time | 2.5 | _ | | μs | LP oscillator |
| | | | 15 | _ | _ | ns | HS oscillator |
| 4 | TosR, | External Clock in (OSC1) Rise or | _ | _ | 25 | ns | XT oscillator |
| | TosF | Fall Time | _ | _ | 50 | ns | LP oscillator |
| | | | _ | — | 15 | ns | HS oscillator |

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 14-5: CLKOUT AND I/O TIMING




TABLE 14-2: CLKOUT AND I/O TIMING REQUIREMENTS

| Param No. | Symbol | Characteristic | | Min | Тур† | Max | Units | Conditions |
|--------------|----------|---|------------------------|-----|------|-------------|----------|------------|
| 10* | TosH2ckL | OSC1↑ to CLKOUT↓ | | _ | 75 | 200 | ns | (Note 1) |
| 11* | TosH2ckH | OSC1↑ to CLKOUT↑ | | _ | 75 | 200 | ns | (Note 1) |
| 12* | TckR | CLKOUT rise time | | _ | 35 | 100 | ns | (Note 1) |
| 13* | TckF | CLKOUT fall time | | _ | 35 | 100 | ns | (Note 1) |
| 14* | TckL2ioV | CLKOUT↓ to Port out valid | | _ | _ | 0.5Tcy + 20 | ns | (Note 1) |
| 15* | TioV2ckH | Port in valid before CLKOUT1 | Tosc + 200 | _ | _ | ns | (Note 1) | |
| 16* | TckH2iol | Port in hold after CLKOUT1 | 0 | _ | _ | ns | (Note 1) | |
| 17* | TosH2ioV | OSC1 [↑] (Q1 cycle) to Port out valid | | _ | 100 | 255 | ns | |
| 18* | TosH2iol | OSC1↑ (Q2 cycle) to Port | Standard (F) | 100 | _ | _ | ns | |
| | | input invalid (I/O in hold time) | Extended (LF) | 200 | _ | _ | ns | |
| 19* | TioV2osH | Port input valid to OSC1↑ (I/O | in setup time) | 0 | _ | _ | ns | |
| 20* | TioR | Port output rise time | Standard (F) | _ | 10 | 40 | ns | |
| | | | Extended (LF) | _ | _ | 145 | ns | |
| 21* | TioF | Port output fall time | Standard (F) | _ | 10 | 40 | ns | |
| | | | Extended (LF) | _ | _ | 145 | ns | |
| 22††* | TINP | INT pin high or low time | | Tcy | _ | _ | ns | |
| 23††* | TRBP | RB7:RB4 change INT high or | low time | Tcy | _ | | ns | |

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC mode, where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

FIGURE 14-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 14-7: BROWN-OUT RESET TIMING




TABLE 14-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

| Parameter No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|--------|--|-----|-----------|--------------------------|-------|--------------------------|
| 30 | TMCL | MCLR Pulse Width (Low) | 2 | _ | _ | μs | VDD = 5V, -40°C to +85°C |
| 31* | TWDT | TWDT Watchdog Timer Time-out Period 7 18 33 n (No Prescaler) | | ms | VDD = 5V, -40°C to +85°C | | |
| 32 | Tost | Oscillation Start-up Timer Period | _ | 1024 Tosc | _ | _ | Tosc = OSC1 period |
| 33* | TPWRT | Power up Timer Period | 28 | 72 | 132 | ms | VDD = 5V, -40°C to +85°C |
| 34 | Tioz | I/O Hi-Impedance from MCLR Low or Watchdog Timer Reset | _ | _ | 2.1 | μs | |
| 35 | TBOR | Brown-out Reset Pulse Width | 100 | _ | _ | μs | VDD ≤ VBOR (D005) |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

RA4/T0CKI RC0/T1OSO/T1CKI 48 TMR0 or TMR1 Note: Refer to Figure 14-3 for load conditions.

FIGURE 14-8: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 14-4: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param No. | Symbol | | Characteristic | | Min | Тур† | Max | Units | Conditions | |
|--------------|-----------|-----------------------|---|-----------------------|---|------|-------|-------|---------------------------------------|--|
| 40* | Tt0H | T0CKI High Pulse | Width | No Prescaler | 0.5Tcy + 20 | _ | _ | ns | Must also meet | |
| | | | | With Prescaler | 10 | _ | _ | ns | parameter 42 | |
| 41* | Tt0L | T0CKI Low Pulse | Width | No Prescaler | 0.5Tcy + 20 | _ | _ | ns | Must also meet | |
| | | | | | 10 | _ | _ | ns | parameter 42 | |
| 42* | Tt0P | T0CKI Period | | No Prescaler | Tcy + 40 | _ | _ | ns | | |
| | | | | With Prescaler | Greater of: 20 or <u>Tcy + 40</u> N | _ | _ | ns | N = prescale value (2, 4,, 256) | |
| 45* | Tt1H | T1CKI High Time | Synchronous, Pr | escaler = 1 | 0.5Tcy + 20 | _ | _ | ns | Must also meet | |
| | | | Synchronous, | Standard(F) | 15 | _ | _ | ns | parameter 47 | |
| | | | Prescaler = 2,4,8 | Extended(LF) | 25 | _ | _ | ns | | |
| | | | Asynchronous | Standard(F) | 30 | _ | _ | ns | | |
| | | | | Extended(LF) | 50 | _ | _ | ns | | |
| 46* | Tt1L | T1CKI Low Time | Synchronous, Pr | escaler = 1 | 0.5Tcy + 20 | _ | _ | ns | Must also meet | |
| | | | Synchronous, | Standard(F) | 15 | _ | _ | ns | parameter 47 | |
| | | | Prescaler = 2,4,8 | Extended(LF) | 25 | _ | | ns | | |
| | | | Asynchronous | Standard(F) | 30 | _ | | ns |] | |
| | | | | Extended(LF) | 50 | _ | | ns | | |
| 47* | Tt1P | T1CKI Input Period | Synchronous | Standard(F) | Greater of: 30 OR <u>Tcy + 40</u> N | _ | _ | ns | N = prescale value (1, 2, 4, 8) | |
| | | | | Extended(LF) | Greater of: 50 OR <u>Tcy + 40</u> N | | | | N = prescale value (1, 2, 4, 8) | |
| | | | Asynchronous | Standard(F) | 60 | _ | _ | ns | | |
| | | | | Extended(LF) | 100 | _ | _ | ns | | |
| | Ft1 | | nput Frequency Range by setting bit T1OSCEN) | | DC | _ | 200 | kHz | | |
| 48 | TCKEZtmr1 | Delay from Extern | al Clock Edge to T | imer Increment | 2Tosc | _ | 7Tosc | _ | | |

 ^{*} These parameters are characterized but not tested.
 † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-9: CAPTURE/COMPARE/PWM TIMINGS




TABLE 14-5: CAPTURE/COMPARE/PWM REQUIREMENTS

| Param No. | Sym | | Characteristic | | | Тур† | Max | Units | Conditions |
|--------------|----------------|-----------------------|-----------------|-----------------------|----------------|------|-----|-------|-----------------------------------|
| 50* | TccL | CCP1 Input Low Time | No Prescaler | | 0.5Tcy + 20 | _ | | ns | |
| | | | With Draggler | Standard(F) | 10 | _ | | ns | |
| | With Prescaler | | With Prescaler | Extended(LF) | 20 | _ | _ | ns | |
| 51* | ТссН | CCP1 Input High Time | No Prescaler | | 0.5Tcy + 20 | _ | _ | ns | |
| | | | With Prescaler | Standard(F) | 10 | _ | _ | ns | |
| | | | Willi Flescalei | Extended(LF) | 20 | _ | _ | ns | |
| 52* | TccP | CCP1 Input Period | | | 3Tcy + 40 N | _ | _ | ns | N = prescale value (1,4 or 16) |
| 53* | TccR | CCP1 Output Rise Time | | Standard(F) | _ | 10 | 25 | ns | |
| | | | | Extended(LF) | _ | 25 | 50 | ns | |
| 54* | TccF | CCP1 Output Fall Time | | Standard(F) | _ | 10 | 25 | ns | |
| | | | | Extended(LF) | _ | 25 | 45 | ns | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-10: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)




FIGURE 14-11: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)




FIGURE 14-12: SPI SLAVE MODE TIMING (CKE = 0)




FIGURE 14-13: SPI SLAVE MODE TIMING (CKE = 1)




TABLE 14-6: SPI MODE REQUIREMENTS

| Param No. | Symbol | Characteristic | | Min | Тур† | Max | Units | Conditions |
|--------------|-----------------------|---|---|-------------|----------|-----------|----------|------------|
| 70* | TssL2scH, TssL2scL | SS↓ to SCK↓ or SCK↑ Input | | Tcy | ı | _ | ns | |
| 71* | TscH | SCK Input High Time (Slave mode) | | Tcy + 20 | | _ | ns | |
| 72* | TscL | SCK Input Low Time (Slave mode) | | Tcy + 20 | _ | _ | ns | |
| 73* | TdiV2scH, TdiV2scL | Setup Time of SDI Data Input to SCK | Edge | 100 | _ | _ | ns | |
| 74* | TscH2diL, TscL2diL | Hold Time of SDI Data Input to SCK E | 100 | _ | _ | ns | | |
| 75* | TdoR | SDO Data Output Rise Time | Standard(F) Extended(LF) | _ | 10 25 | 25 50 | ns ns | |
| 76* | TdoF | SDO Data Output Fall Time | | _ | 10 | 25 | ns | |
| 77* | TssH2doZ | SS↑ to SDO Output Hi-Impedance | | 10 | _ | 50 | ns | |
| 78* | TscR | SCK Output Rise Time (Master mode) | Standard(F) Extended(LF) | | 10 25 | 25 50 | ns ns | |
| 79* | TscF | SCK Output Fall Time (Master mode) | | _ | 10 | 25 | ns | |
| 80* | TscH2doV, TscL2doV | SDO Data Output Valid after SCK Edge | Standard(F) Extended(LF) | _ | _ | 50 145 | ns | |
| 81* | TdoV2scH, TdoV2scL | SDO Data Output Setup to SCK Edge | | Tcy | _ | _ | ns | |
| 82* | TssL2doV | SDO Data Output Valid after SS↓ Edge | | _ | _ | 50 | ns | |
| 83* | TscH2ssH, TscL2ssH | SS [↑] after SCK Edge | | 1.5Tcy + 40 | 1 | _ | ns | |

^{*} These parameters are characterized but not tested.

FIGURE 14-14: I²C BUS START/STOP BITS TIMING




TABLE 14-7: I²C BUS START/STOP BITS REQUIREMENTS

| Parameter No. | Symbol | Characteristic | | Min | Тур | Max | Units | Conditions | |
|---------------|---------|-----------------|--------------|------|-----|-----|-------|------------------------------------|--|
| 90 | Tsu:sta | START condition | 100 kHz mode | 4700 | _ | _ | ns | Only relevant for Repeated | |
| | | Setup time | 400 kHz mode | 600 | _ | | | START condition | |
| 91 | THD:STA | START condition | 100 kHz mode | 4000 | _ | _ | ns | After this period, the first clock | |
| | | Hold time | 400 kHz mode | 600 | _ | _ | | pulse is generated | |
| 92 | Tsu:sto | STOP condition | 100 kHz mode | 4700 | _ | _ | ns | | |
| | | Setup time | 400 kHz mode | 600 | _ | _ | | | |
| 93 | THD:STO | STOP condition | 100 kHz mode | 4000 | _ | _ | ns | | |
| | | Hold time | 400 kHz mode | 600 | _ | _ | | | |

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-15: I²C BUS DATA TIMING




TABLE 14-8: I²C BUS DATA REQUIREMENTS

| Param No. | Sym | Characte | Min | Max | Units | Conditions | |
|--------------|----------|------------------------------|--------------|------------|-------|------------|---|
| 100 | THIGH | Clock High Time | 100 kHz mode | 4.0 | _ | μs | Device must operate at a mini- mum of 1.5 MHz |
| | | | 400 kHz mode | 0.6 | _ | μs | Device must operate at a minimum of 10 MHz |
| | | | SSP Module | 1.5TcY | _ | | |
| 101 | 101 TLOW | Clock Low Time | 100 kHz mode | 4.7 | | μs | Device must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 1.3 | | μs | Device must operate at a minimum of 10 MHz |
| | | | SSP Module | 1.5TcY | _ | | |
| 102 | TR | SDA and SCL Rise Time | 100 kHz mode | _ | 1000 | ns | |
| | | | 400 kHz mode | 20 + 0.1CB | 300 | ns | CB is specified to be from 10 to 400 pF |
| 103 | TF | SDA and SCL Fall Time | 100 kHz mode | _ | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1CB | 300 | ns | CB is specified to be from 10 to 400 pF |
| 90 | Tsu:sta | START Condition | 100 kHz mode | 4.7 | _ | μs | Only relevant for Repeated START condition |
| | | Setup Time | 400 kHz mode | 0.6 | _ | μs | |
| 91 | THD:STA | START Condition Hold Time | 100 kHz mode | 4.0 | _ | μs | After this period, the first clock pulse is generated |
| | | | 400 kHz mode | 0.6 | _ | μs | |
| 106 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | _ | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μs |] |
| 107 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | _ | ns | (Note 2) |
| | | | 400 kHz mode | 100 | _ | ns | |
| 92 | Tsu:sto | STOP Condition | 100 kHz mode | 4.7 | _ | μs | |
| | | Setup Time | 400 kHz mode | 0.6 | _ | μs | |
| 109 | TAA | Output Valid From Clock | 100 kHz mode | _ | 3500 | ns | (Note 1) |
| | | | 400 kHz mode | _ | _ | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | _ | μs | Time the bus must be free before |
| | | | 400 kHz mode | 1.3 | _ | μs | a new transmission can start |
| | Св | Bus Capacitive Loading | _ | 400 | pF | | |

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast mode (400 kHz) I²C bus device can be used in a standard mode (100 kHz) I²C bus system, but the requirement that TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line:

TR max.+ TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I^2C bus specification) before the SCL line is released.

TABLE 14-9: A/D CONVERTER CHARACTERISTICS: PIC16F872 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LF872 (COMMERCIAL, INDUSTRIAL)

| Param No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|--------------|-------|---|----------|---------------------------|---------|--------------|--|---|
| A01 | NR | Resolution | | _ | 10-bits | bit | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF | |
| A03 | EıL | Integral Linearity Error | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF | |
| A04 | EDL | Differential Linearity Err | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF | |
| A06 | EOFF | Offset Error | I | _ | < ± 2 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF | |
| A07 | Egn | Gain Error | I | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF | |
| A10 | - | Monotonicity | _ | guaranteed ⁽³⁾ | _ | _ | VSS ≤ VAIN ≤ VREF | |
| A20 | VREF | Reference Voltage (VREF+ - VREF-) | | 2.0 | _ | VDD + 0.3 | V | Absolute minimum electrical spec. to ensure 10-bit accuracy. |
| A21 | VREF+ | Reference Voltage High | | AVDD - 2.5V | | AVDD + 0.3V | V | |
| A22 | VREF- | Reference Voltage Low | | AVss - 0.3V | | VREF+ - 2.0V | V | |
| A25 | Vain | Analog Input Voltage | | Vss - 0.3V | _ | VREF + 0.3V | V | |
| A30 | ZAIN | Recommended Impedance of Analog Voltage Source | | _ | _ | 10.0 | kΩ | |
| A40 | IAD | A/D Conversion | Standard | _ | 220 | _ | μΑ | Average current consumption |
| | | Current (VDD) | Extended | _ | 90 | _ | μΑ | when A/D is on (Note 1). |
| A50 | IREF | VREF Input Current (Note 2) | | 10 | _ | 1000 | μА | During VAIN acquisition, based on differential of VHOLD to VAIN to charge CHOLD, see Section 10.1. |
| | | | _ | _ | 10 | μΑ | During A/D conversion cycle. | |

^{*} These parameters are characterized but not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current.

The power-down current spec includes any such leakage from the A/D module.

- 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
- 3: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

BSF ADCON0, GO (Tosc/2)(1) 131 130 A/D CLK **←**132 A/D DATA OLD_DATA NEW_DATA **ADRES** ADIF DONE GO SAMPLING STOPPED SAMPLE Note: If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

FIGURE 14-16: A/D CONVERSION TIMING

TABLE 14-10: A/D CONVERSION REQUIREMENTS

| Param No. | Sym | Charact | Min | Тур† | Max | Units | Conditions | |
|--------------|------|---|-----------------------|----------|----------|-------|------------|---|
| 130 | TAD | A/D Clock Period | Standard(F) | 1.6 | _ | _ | μs | Tosc based, VREF ≥ 3.0V |
| | | | Extended(LF) | 3.0 | _ | _ | μs | Tosc based, VREF ≥ 2.0V |
| | | | Standard(F) | 2.0 | 4.0 | 6.0 | μs | A/D RC mode |
| | | | Extended(LF) | 3.0 | 6.0 | 9.0 | μs | A/D RC mode |
| 131 | TCNV | Conversion Time (not including S/H time) (Note 1) | | | _ | 12 | TAD | |
| 132 | TACQ | Acquisition Time | | (Note 2) | 40 | _ | μs | |
| | | | | 10* | _ | _ | μѕ | The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD). |
| 134 | TGO | Q4 to A/D Clock Start | | _ | Tosc/2 § | _ | _ | If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed. |

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following Tcy cycle.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[§] This specification ensured by design.

^{2:} See Section 10.1 for min. conditions.

NOTES:

15.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.

FIGURE 15-1: TYPICAL IDD vs. FOSC OVER VDD (HS MODE)




FIGURE 15-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)






FIGURE 15-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)








FIGURE 15-5: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)




FIGURE 15-6: MAXIMUM IDD vs. Fosc OVER VDD (LP MODE)




FIGURE 15-7: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, 25°C)




FIGURE 15-8: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, 25°C)





FIGURE 15-9: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 300 pF, 25°C)








FIGURE 15-11: Albor vs. Vdd OVER TEMPERATURE






FIGURE 15-12: TYPICAL AND MAXIMUM ∆ITMR1 vs. VDD OVER TEMPERATURE (-10°C TO +70°C, TIMER1 WITH OSCILLATOR, XTAL=32 kHZ, C1 AND C2=50 pF)










FIGURE 15-15: AVERAGE WDT PERIOD vs. VDD OVER TEMPERATURE (-40°C TO +125°C)





FIGURE 15-16: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD=5V, -40°C TO +125°C)






FIGURE 15-17: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD=3V, -40°C TO +125°C)






FIGURE 15-19: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD=3V, -40°C TO +125°C)





FIGURE 15-20: MINIMUM AND MAXIMUM VIN vs. VDD, (TTL INPUT, -40°C TO +125°C)







FIGURE 15-21: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)





NOTES:

16.0 PACKAGING INFORMATION

16.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



Example



28-Lead SOIC



Example



28-Lead SSOP



Example



Legend: XX...X Customer specific information*


Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



| | Units | | INCHES* | | MILLIMETERS | | |
|----------------------------|------------|-------|---------|-------|-------------|-------|-------|
| Dimens | ion Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 28 | | | 28 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .140 | .150 | .160 | 3.56 | 3.81 | 4.06 |
| Molded Package Thickness | A2 | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | E | .300 | .310 | .325 | 7.62 | 7.87 | 8.26 |
| Molded Package Width | E1 | .275 | .285 | .295 | 6.99 | 7.24 | 7.49 |
| Overall Length | D | 1.345 | 1.365 | 1.385 | 34.16 | 34.67 | 35.18 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .040 | .053 | .065 | 1.02 | 1.33 | 1.65 |
| Lower Lead Width | В | .016 | .019 | .022 | 0.41 | 0.48 | 0.56 |
| Overall Row Spacing | § eB | .320 | .350 | .430 | 8.13 | 8.89 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

Notes:


Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-095

Drawing No. C04-070

^{*} Controlling Parameter § Significant Characteristic

28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)




| | Units | | INCHES* | | | MILLIMETERS | | |
|--------------------------|--------|------|---------|------|-------|-------------|-------|--|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 28 | | | 28 | | |
| Pitch | р | | .050 | | | 1.27 | | |
| Overall Height | Α | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 | |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 | |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 | |
| Overall Width | Е | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 | |
| Molded Package Width | E1 | .288 | .295 | .299 | 7.32 | 7.49 | 7.59 | |
| Overall Length | D | .695 | .704 | .712 | 17.65 | 17.87 | 18.08 | |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 | |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 | |
| Foot Angle Top | ф | 0 | 4 | 8 | 0 | 4 | 8 | |
| Lead Thickness | С | .009 | .011 | .013 | 0.23 | 0.28 | 0.33 | |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 | |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 | |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 | |

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013
Drawing No. C04-052

^{*} Controlling Parameter § Significant Characteristic

28-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)



| | Units | | INCHES | | | MILLIMETERS* | | |
|--------------------------|--------|------|--------|------|-------|--------------|--------|--|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 28 | | | 28 | | |
| Pitch | р | | .026 | | | 0.65 | | |
| Overall Height | Α | .068 | .073 | .078 | 1.73 | 1.85 | 1.98 | |
| Molded Package Thickness | A2 | .064 | .068 | .072 | 1.63 | 1.73 | 1.83 | |
| Standoff § | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 | |
| Overall Width | Е | .299 | .309 | .319 | 7.59 | 7.85 | 8.10 | |
| Molded Package Width | E1 | .201 | .207 | .212 | 5.11 | 5.25 | 5.38 | |
| Overall Length | D | .396 | .402 | .407 | 10.06 | 10.20 | 10.34 | |
| Foot Length | L | .022 | .030 | .037 | 0.56 | 0.75 | 0.94 | |
| Lead Thickness | С | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 | |
| Foot Angle | ф | 0 | 4 | 8 | 0.00 | 101.60 | 203.20 | |
| Lead Width | В | .010 | .013 | .015 | 0.25 | 0.32 | 0.38 | |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 | |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 | |

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC Equivalent: MS-150
Drawing No. C04-073

^{*} Controlling Parameter § Significant Characteristic

APPENDIX A: REVISION HISTORY

| Version | Date | Revision Description |
|---------|-------|--|
| A | 11/99 | This is a new data sheet (Preliminary). However, these devices are similar to the PIC16C72A devices found in the PIC16C62B/72A Data Sheet (DS35008). |
| В | 12/01 | Final version of data sheet. Includes DC and AC characteristics graphs and updated electrical specifications. |

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table B-1.

TABLE B-1: CONVERSION CONSIDERATIONS

| Characteristic | PIC16C72A | PIC16F872 |
|-------------------|---|--|
| Pins | 28 | 28 |
| Timers | 3 | 3 |
| Interrupts | 7 | 10 |
| Communication | Basic SSP (SPI, I ² C Slave) | SSP (SPI, I ² C Master/Slave) |
| Frequency | 20 MHz | 20 MHz |
| A/D | 8-bit, 5 channels | 10-bit 5 channels |
| CCP | 1 | 1 |
| Program Memory | 2K EPROM | 2K FLASH |
| RAM | 128 bytes | 128 bytes |
| EEPROM Data | None | 64 bytes |
| Other | _ | In-Circuit Debugger, Low Voltage Programming |

NOTES:

INDEX

| Α | PWM Mode | . 48 |
|--|---|------|
| A/D79 | RA3:RA0 and RA5 Pins | . 29 |
| | RA4/T0CKI Pin | . 29 |
| Acquisition Requirements82 | RB3:RB0 Pins | . 31 |
| ADCONA Register | RB7:RB4 Pins | . 31 |
| ADCON1 Register | RC Oscillator Mode | . 90 |
| ADDE SU Degister | SSP (I ² C Master Mode) | . 63 |
| ADRESH Register | Timer0/WDT Prescaler | . 35 |
| ADRESL Register | Timer1 | . 40 |
| Associated Registers and Bits85 | Timer2 | . 43 |
| Configuring Analog Port Pins83 | Watchdog Timer | . 99 |
| Configuring the Mediule 81 | BOR. See Brown-out Reset | |
| Configuring the Module81 | Brown-out Reset (BOR) | , 93 |
| Conversion Clock | Bus Arbitration | . 73 |
| Conversions | Bus Collision | |
| Effects of a RESET85 | Section | . 73 |
| GO/DONE Bit | Bus Collision During a Repeated START Condition | . 76 |
| Internal Sampling Switch (Rss) Impedance82 | Bus Collision During a START Condition | |
| Operation During SLEEP85 | Bus Collision During a STOP Condition | |
| Result Registers84 | Bus Collision Interrupt Flag (BCLIF) | |
| Source Impedance82 | | |
| TAD | С | |
| Absolute Maximum Ratings | Capture Mode | |
| ACK pulse | CCP Pin Configuration | . 46 |
| ACKDT Bit | Software Interrupt | . 46 |
| Acknowledge Data Bit (ACKDT)54 | Timer1 Mode Selection | . 46 |
| ACKEN Bit | Capture/Compare/PWM (CCP) | . 45 |
| Acknowledge Sequence Enable Bit (ACKEN)54 | Associated Registers | . 47 |
| Acknowledge Pulse (ACK) | PWM and Timer2 | |
| ACKSTAT Bit | Capture Mode | . 46 |
| Acknowledge Status Bit (ACKSTAT)54 | CCP1IF | . 46 |
| ACKSTAT Status Flag | Prescaler | . 46 |
| ADCONG Register | CCP Timer Resources | . 45 |
| ADDESH Pogister | Compare Mode | . 47 |
| ADRESH Register | Software Interrupt Mode | . 47 |
| ADRESL Register | Special Event Trigger | . 47 |
| Analog-to-Digital Converter. See A/D Application Notes | PWM Mode | . 48 |
| AN552 (Implementing Wake-up on Key Stroke) 31 | Duty Cycle | . 48 |
| AN556 (Implementing a Table Read)20 | Example Frequencies/ | |
| AN578 (Use of the SSP Module in the I ² C | Resolutions (Table) | . 49 |
| Multi-Master Environment) | PWM Period | . 48 |
| Assembler | Special Event Trigger and A/D Conversions | . 47 |
| MPASM Assembler111 | CCP. See Capture/Compare/PWM | |
| WII AOW ASSUMDICE | CCP1CON Register | 9 |
| В | CCP1M3:CCP1M0 bits | |
| Banking, Data Memory7 | CCP1X bit | . 45 |
| BCLIF Bit | CCP1Y bit | . 45 |
| BF Bit | CCPR1H Register9, | |
| Buffer Full Status Bit (BF) | CCPR1L Register9, | , 45 |
| BF Status Flag | CKE Bit | |
| Block Diagrams | CKP Bit | |
| A/D Converter81 | Clock Polarity Select Bit (CKP) | . 53 |
| Analog Input Model82 | Code Examples | |
| Baud Rate Generator64 | Changing Between Capture Prescalers | |
| Capture Mode | EEPROM Data Read | |
| Compare Mode47 | EEPROM Data Write | |
| I ² C Slave Mode58 | FLASH Program Read | |
| Interrupt Logic | FLASH Program Write | |
| MSSP (SPI Mode)55 | Indirect Addressing | |
| On-Chip Reset Circuit91 | Initializing PORTA | |
| Peripheral Output Override (RC 2:0, 7:5) | Saving STATUS, W and PCLATH Registers | . 98 |
| Peripheral Output Override (RC 4:3)33 | Code Protected Operation | |
| PIC16F8724 | Data EEPROM and FLASH Program Memory | . 28 |

| Code Protection | 87, 101 | ī | |
|---|---------|---|-----|
| Compare Mode | - , | I/O Dorto | 00 |
| CCP Pin Configuration | 47 | I/O Ports I ² C Bus | 29 |
| Timer1 Mode Selection | | | 70 |
| Computed GOTO | | Connection Considerations | |
| Configuration Bits | | Sample Device Configuration | /8 |
| Configuration Word | | I ² C Mode | |
| Conversion Considerations | | Acknowledge Sequence Timing | |
| | | Addressing | |
| D | | Associated Registers | |
| D/A Bit | 52 | Baud Rate Generator (BRG) | |
| Data EEPROM | | Bus Arbitration | |
| Associated Registers | 28 | Bus Collision | |
| Code Protection | 28 | Repeated START Condition | |
| Reading | | START Condition | |
| Special Functions Registers | 23 | STOP Condition | |
| Spurious Write Protection | | Clock Arbitration | |
| Write Verify | | Conditions to not give ACK Pulse | |
| Writing to | | Effects of a RESET | |
| Data Memory | | General Call Address Support | |
| Bank Select (RP1:RP0 Bits) | | Master Mode | |
| General Purpose Register File | | Master Mode Operation | |
| Register File Map | 8 | Master Mode Reception | |
| Special Function Registers | | Master Mode Repeated START Condition | |
| Data/Address Bit (D/A) | | Master Mode START Condition | |
| DC and AC Characteristics Graphs and Tables | | Master Mode Transmission | |
| DC Characteristics | | Master Mode Transmit Sequence | |
| Commercial and Industrial | 119–122 | Multi-Master Communication | |
| Extended | 123–52 | Multi-Master Mode | |
| Development Support | 111 | Operation | |
| Device Overview | | Slave Mode | |
| Direct Addressing | 21 | Slave Reception | |
| _ | | Slave Transmission | |
| E | | SLEEP Operation | , |
| EECON1 and EECON2 Registers | 23 | SSPADD Address Register | |
| EECON1 Register | 11 | SSPBUF Register | |
| EECON2 Register | 11 | STOP Condition Timing | |
| Electrical Characteristics | 117 | ICEPIC In-Circuit Emulator | |
| Equations | | ID Locations | , |
| A/D | | In-Circuit Debugger | |
| Calculating Acquisition Time | | In-Circuit Serial Programming (ICSP)INDF Register | |
| Errata | | Indirect Addressing | |
| External Clock Timing Requirements | 127 | FSR Register | |
| F | | Instruction Format | |
| | | Instruction Set | |
| Firmware Instructions | | ADDLW | |
| FLASH Program Memory | | ADDWF | |
| Associated Registers | | ANDLW | |
| Code Protection | | ANDWF | |
| Configuration Bits and Read/Write State | | BCF | |
| Reading | | BSF | |
| Special Function Registers | | BTFSC | |
| Spurious Write Protection | | BTFSS | |
| Write Protection | | CALL | |
| Write Verify | | CLRF | |
| Writing to | | CLRW | |
| FSR Register | 9, 21 | CLRWDT | |
| G | | COMF | |
| | | DECF | |
| GCEN Bit General Call Enable Bit (GCEN) | EA | DECFSZ | |
| General Call Address Support | | GOTO | |
| General Call Address Support | 01 | INCF | |
| | | INCFSZ | |
| | | IORLW | |
| | | IORWF | 107 |

| MOVF | 108 | M | |
|--|--------|---|--------|
| MOVLW | 108 | Master Clear (MCLR) | |
| MOVWF | 108 | MCLR Reset, Normal Operation | 01 02 |
| NOP | 108 | MCLR Reset, SLEEP | |
| RETFIE | 108 | Master Synchronous Serial Port. See MSSP | 91, 95 |
| RETLW | 108 | MCLR/VPP Pin | 5 |
| RETURN | 109 | Memory Organization | |
| RLF | 109 | | |
| RRF | 109 | Data Memory | |
| SLEEP | 109 | Program Memory | |
| SUBLW | 109 | MPLAB C17 and MPLAB C18 C Compilers | |
| SUBWF | 109 | MPLAB ICD In-Circuit Debugger | |
| SWAPF | | MPLAB ICE High Performance Universal In-Circuit | |
| XORLW | _ | Emulator with MPLAB IDE | 112 |
| XORWF | - | MPLAB Integrated Development | |
| Summary Table | | Environment Software | |
| INT Interrupt (RB0/INT). See Interrupt Sources | 104 | MPLINK Object Linker/MPLIB Object Librarian | |
| INTCON Register | 0 1/ | MSSP | |
| GIE Bit | | I ² C Operation | |
| INTE Bit | | Overflow Detect Bit (SSPOV) | 59 |
| | | Special Function Registers | |
| INTF Bit | | SSPCON | 51 |
| PEIE Bit | | SSPCON2 | 51 |
| RBIE Bit | | SSPSTAT | 51 |
| RBIF Bit | , | SPI Master Mode | |
| TMR0IE Bit | 14 | SPI Mode | |
| TMR0IF Bit | | SPI Slave Mode | |
| Inter-Integrated Circuit (I ² C) | 51 | SSPADD | |
| Internal Sampling Switch (Rss) Impedance | 82 | SSPADD Register | |
| Interrupt Sources | | | |
| Interrupt-on-Change (RB7:RB4) | | SSPBUF | |
| RB0/INT Pin, External | | SSPBUF Register | |
| TMR0 Overflow | | SSPSR | |
| Interrupts | | SSPSTAT Register | |
| Bus Collision Interrupt | 10 | Multi-Master Communication | 73 |
| | | 0 | |
| Synchronous Serial Port Interrupt | | O | |
| Interrupts, Context Saving During | 98 | OPCODE Field Descriptions | 103 |
| Interrupts, Enable Bits | | OPTION_REG Register | 10, 13 |
| Global Interrupt Enable (GIE Bit) | 97 | INTEDG Bit | 13 |
| Interrupt-on-Change (RB7:RB4) Enable | | PS2:PS0 Bits | 13 |
| (RBIE Bit) | 98 | PSA Bit | 13 |
| Interrupts, Flag Bits | | RBPU Bit | 13 |
| Interrupt-on-Change (RB7:RB4) Flag | | T0CS Bit | 13 |
| (RBIF Bit) | 31, 98 | TOSE Bit | |
| TMR0 Overflow Flag (TMR0IF Bit) | 98 | OSC1/CLKI Pin | - |
| | | OSC2/CLKO Pin | |
| K | | | 3 |
| KEELOQ Evaluation and Programming Tools | 114 | Oscillator Configuration | 00 00 |
| | | HS | , - |
| L | | LP | , |
| Load Conditions | 126 | RC | , , |
| Loading of PC | | XT | , |
| Low Voltage ICSP Programming | | Oscillator Selection | _ |
| Low Voltage In-Circuit Serial Programming | | Oscillator, WDT | 99 |
| 201 Vollage III-Ollouit Ochlar Frogramming | | Oscillators | |
| | | Capacitor Selection | 90 |
| | | Crystal and Caramic Resonators | 90 |

| P | | Program Memory | |
|---|----------|--|-----|
| P Bit | | Interrupt Vector | |
| STOP Bit (P) | 52 | Paging | 20 |
| Packaging | | Program Memory Map and Stack | 7 |
| PCL Register | | RESET Vector | 7 |
| PCLATH Register | | Program Verification | 101 |
| PCON Register | , | Programming, Device Instructions | 103 |
| BOR Bit | | Pulse Width Modulation. See Capture/Compare/PWM, | |
| POR Bit | | PWM Mode. | |
| PEN Bit | 19 | PUSH | 20 |
| STOP Condition Enable Bit (PEN) | 54 | PWM Mode | |
| PICDEM 1 Low Cost PICmicro | 54 | Setup | 49 |
| Demonstration Board | 113 | D | |
| PICDEM 17 Demonstration Board | _ | R | |
| PICDEM 2 Low Cost PIC16CXX | | R/W Bit | |
| Demonstration Board | 112 | Read/Write Bit Information (R/W) | 52 |
| PICDEM 3 Low Cost PIC16CXXX | 113 | R/W Bit | 59 |
| Demonstration Board | 11/ | RA0/AN0 Pin | 5 |
| PICSTART Plus Entry Level Development | 114 | RA1/AN1 Pin | 5 |
| Programmer | 112 | RA2/AN2/VREF- Pin | 5 |
| • | | RA3/AN3/VREF+ Pin | 5 |
| PIE1 Register | | RA4/T0CKI Pin | 5 |
| PIE2 Register | , | RA5/SS/AN4 Pin | 5 |
| Pinout Descriptions | | RAM. See Data Memory | |
| PIR1 Register | | RB0/INT Pin | 6 |
| PIR2 Register | | RB1 Pin | 6 |
| POP See Power on Poset | 20 | RB2 Pin | 6 |
| POR. See Power-on Reset | _ | RB3/PGM Pin | 6 |
| PORTA | | RB4 Pin | 6 |
| Associated Registers | | RB5 Pin | 6 |
| Functions | | RB6/PGC Pin | 6 |
| PORTA Register | 9, 29 | RB7/PGD Pin | 6 |
| RA3 | 00 | RC0/T1OSO/T1CKI Pin | 6 |
| RA0 and RA5 Port Pins | | RC1/T1OSI Pin | 6 |
| TRISA Register | | RC2/CCP1 Pin | 6 |
| PORTB | | RC3/SCK/SCL Pin | 6 |
| Associated Registers | | RC4/SDI/SDA Pin | 6 |
| Functions | | RC5/SDO Pin | 6 |
| PORTB Register | , | RC6 Pin | 6 |
| RB0/INT Pin, External | | RC7 Pin | 6 |
| RB7:RB4 Interrupt-on-Change | 98 | RCEN Bit | |
| RB7:RB4 Interrupt-on-Change Enable | 00 | Receive Enable Bit (RCEN) | 54 |
| (RBIE Bit) | 98 | Receive Overflow Indicator Bit (SSPOV) | |
| RB7:RB4 Interrupt-on-Change Flag | 04 00 | Registers | |
| (RBIF Bit) | | ADCON0 (A/D Control 0) Register | 79 |
| TRISB Register | | ADCON1 (A/D Control 1) Register | 80 |
| PORTC | | CCP1CON (CCP Control 1) Register | 45 |
| Associated Registers | | EECON1 (EEPROM Control) Register | |
| Functions | | INTCON Register | |
| PORTC Register | | OPTION_REG Register1 | |
| TRISC Register | 33 | PCON (Power Control) Register | |
| Power-down Mode. See SLEEP | 04 00 00 | PIE1 (Peripheral Interrupt Enable 1) Register | |
| Power-on Reset (POR) | | PIE2 (Peripheral Interrupt Enable 2) Register | |
| Oscillator Start-up Timer (OST) | , | PIR1 (Peripheral Interrupt Request 1) Register | |
| Power Control (PCON) Register | | PIR2 (Peripheral Interrupt Request 2) Register | |
| Power-down (PD Bit) | | Special Function, Summary | |
| Power-up Timer (PWRT) | | SSPCON (Sync Serial Port Control) Register | |
| Time-out (TO Bit) | | SSPCON2 (Sync Serial Port Control 2) Register | |
| Time-out Sequence on Power-up | | SSPSTAT (Sync Serial Port Status) Register | |
| PR2 Register | | STATUS Register | |
| PRO MATE II Universal Device Programmer | 113 | T1CON (Timer1 Control) Register | |
| Program Counter | | T2CON (Timer 2 Control) Register | |
| RESET Conditions | 93 | , , | |

| RESET 87, 91 | STATUS Register | 0 1 |
|--|---|-----|
| RESET Conditions for All Registers | C Bit | |
| | DC Bit | |
| RESET Conditions for PCON Register | | |
| RESET Conditions for Program Counter | IRP Bit | |
| RESET Conditions for Special Registers | PD Bit | |
| RESET Conditions for STATUS Register | RP1:RP0 Bits | |
| RESET | TO Bit | , |
| Brown-out Reset (BOR). See Brown-out Reset (BOR) | Z Bit | |
| MCLR Reset. See MCLR | Synchronous Serial Port Enable Bit (SSPEN) | |
| Power-on Reset (POR). See Power-on Reset (POR) | Synchronous Serial Port Interrupt | 10 |
| WDT Reset. See Watchdog Timer (WDT) | Synchronous Serial Port Mode Select Bits | |
| Revision History155 | (SSPM3:SSPM0) | 53 |
| RSEN Bit | т | |
| Repeated START Condition Enabled Bit (RSEN) 54 | • | |
| S | T1CKPS0 bit | |
| | T1CKPS1 bit | |
| S Bit | T1CON Register | |
| START Bit (S)52 | T10SCEN bit | 39 |
| Sample Bit (SMP)52 | T1SYNC bit | 39 |
| SCK Pin55 | T2CON Register | 9 |
| SCL Pin58 | Time-out Sequence | 92 |
| SDA Pin58 | Timer0 | 3 |
| SDI Pin55 | Associated Registers | 3 |
| SDO Pin55 | External Clock | |
| SEN Bit | Interrupt | 3 |
| START Condition Enabled Bit (SEN)54 | Overflow Flag (TMR0IF Bit) | |
| Serial Clock (SCK)55 | Overflow Interrupt | |
| Serial Clock (SCL)58 | Prescaler | |
| Serial Data Address (SDA)58 | TOCKI | |
| Serial Data In (SDI)55 | Timer1 | |
| Serial Data Out (SDO)55 | Associated Registers | |
| | <u> </u> | |
| Slave Select (SS) | Asynchronous Counter Mode | |
| SLEEP | Counter Operation | |
| SMP Bit | Operation in Timer Mode | |
| Software Simulator (MPLAB SIM)112 | Oscillator | |
| Special Features of the CPU87 | Capacitor Selection | |
| Special Function Registers (SFRs) | Prescaler | 4 |
| Data EEPROM and FLASH Program Memory 23 | Reading and Writing in Asynchronous | |
| Speed, Operating1 | Counter Mode | |
| SPI Clock Edge Select Bit (CKE)52 | Resetting of Timer1 Registers | |
| SPI Mode | Resetting Timer1 using a CCP Trigger Output | |
| Associated Registers57 | Synchronized Counter Mode | |
| Master Mode56 | Timer2 | |
| Serial Clock55 | Associated Registers | 4 |
| Serial Data In55 | Output | |
| Serial Data Out55 | Postscaler | 43 |
| Slave Select55 | Prescaler | 43 |
| SPI Clock56 | Prescaler and Postscaler | 4 |
| SS Pin55 | Timing Diagrams | |
| SSBUF Register9 | A/D Conversion | 13 |
| MSSP | Acknowledge Sequence | |
| See also I ² C Mode and SPI Mode. | Baud Rate Generator with Clock Arbitration | |
| SSPADD Register10 | BRG Reset Due to SDA Collision During | |
| SSPBUF register | START Condition | 7 |
| SSPCON Register9 | Brown-out Reset | |
| | Bus Collision | 12. |
| SSPCON2 Register | Transmit and Acknowledge | 7 |
| SSPEN Bit | · · · · · · · · · · · · · · · · · · · | / 、 |
| SSPIF | Bus Collision During a Repeated START | _ |
| SSPM3:SSPM0 Bits | Condition (Case 1) | 70 |
| SSPOV Bit | Bus Collision During a Repeated START | _ |
| SSPOV Status Flag69 | Condition (Case2) | 76 |
| SSPSTAT Register 10, 58 | Bus Collision During a STOP Condition | |
| Stack | (Case 1) | 7 |
| Overflows | Bus Collision During a STOP Condition | |
| Underflow20 | (Case 2) | 7 |

| Bus Collision During START Condition | |
|--|--------|
| (SCL = 0) | 75 |
| Bus Collision During START Condition | |
| (SDA Only) | 74 |
| Capture/Compare/PWM | |
| CLKOUT and I/O | |
| External Clock | |
| First START Bit Timing | |
| I ² C Bus Data | |
| I ² C Bus START/STOP Bits | 13/ |
| I ² C Master Mode Transmission | |
| I ² C Mode (7-bit Reception) | |
| | |
| I ² C Mode (7-bit Transmission) | 61 |
| Master Mode Transmit Clock Arbitration | |
| Power-up Timer | |
| Repeat START Condition | |
| RESET | 129 |
| Slave Mode General Call Address Sequence | |
| (7 or 10-bit Mode) | 61 |
| Slow Rise Time (MCLR Tied to VDD | |
| Via RC Network) | 96 |
| SPI Master Mode | |
| SPI Master Mode (CKE = 0, SMP = 0) | |
| SPI Master Mode (CKE = 1, SMP = 1) | |
| SPI Slave Mode (CKE = 0) | |
| SPI Slave Mode (CKE = 1) | 57 133 |
| Start-up Timer | |
| STOP Condition Receive or Transmit Mode | |
| Time-out Sequence on Power-up | |
| · | 96 |
| Time-out Sequence on Power-up | |
| (MCLR Not Tied to VDD) | |
| Case 1 | |
| Case 2 | 96 |
| Time-out Sequence on Power-up | |
| (MCLR Tied to VDD Via RC Network) | 95 |
| Timer0 | 130 |
| Timer1 | |
| Wake-up from SLEEP via Interrupt | 101 |
| Watchdog Timer | |
| Timing Parameter Symbology | |
| TMR0 Register | |
| TMR1CS bit | , |
| TMR1H Register | |
| TMR1L Register | |
| TMR1ON bit | |
| TMR2 Register | |
| TOUTPS3:TOUTPS0 bits | 9 |
| | |
| TRISA Register | 10 |
| TRISB Register | |
| TRISC Register | 10 |

| U |
|---|
| UA Bit |
| Update Address Bit (UA)52 |
| W |
| Wake-up from SLEEP87, 100 |
| Interrupts93 |
| MCLR Reset |
| WDT Reset |
| Wake-Up Using Interrupts 100 |
| Watchdog Timer (WDT)87, 99 |
| Enable (WDTE Bit) |
| Postscaler. See Postscaler, WDT |
| Programming Considerations99 |
| RC Oscillator |
| Time-out Period99 |
| WDT Reset, Normal Operation91, 93 |
| WDT Reset, SLEEP91, 93 |
| WDT Reset, Wake-up93 |
| WCOL65 |
| WCOL Bit53 |
| WCOL Status Flag |
| Write Collision Detect Bit (WCOL)53 |
| Write Verify |
| Data EEPROM and FLASH Program Memory 27 |
| WWW, On-Line Support2 |

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

| IO: RE: | roominati ashaatana wanagar | Total Pages Sent |
|------------|--|--|
| Froi | CompanyAddress | |
| | plication (optional): | |
| Wou | ould you like a reply?YN | |
| Dev | vice: PIC16F872 Literature Nu | ımber: DS30221B |
| Que | estions: | |
| 1. | What are the best features of this document? | |
| 2. | How does this document meet your hardware | and software development needs? |
| 3. | Do you find the organization of this data sheet | easy to follow? If not, why? |
| 4 | W/s at a delitions to the adots also at the contribute | |
| 4. | What additions to the data sheet do you think | would enhance the structure and subject? |
| 5. | What deletions from the data sheet could be m | nade without affecting the overall usefulness? |
| 6. | Is there any incorrect or misleading information | n (what and where)? |
| 7. | How would you improve this document? | |
| 8. | How would you improve our software, systems | s, and silicon products? |
| | | |

PIC16F872 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. Device | X /XX XXX Temperature Package Pattern Range | Examples: a) PIC16F872 - I/P 301 = Industrial temp., skinny PDIP package, normal VDD limits, QTP pattern #301. |
|--------------------|--|---|
| Device | PIC16F87X ⁽¹⁾ , PIC16F87XT ⁽²⁾ ;VDD range 4.0V to 5.5V PIC16LF87XI ⁽¹⁾ , PIC16LF87XT ⁽²⁾ ;VDD range 2.0V to 5.5V | b) PIC16F872 - E/SO = Extended temp., SOIC package, normal VDD limits. c) PIC16LF872 - /SS = Commercial temp., SSOP package, extended VDD limits. |
| Temperature Range | blank = 0° C to +70°C (Commercial) I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended) | |
| Package | SO = SOIC SP = Skinny Plastic DIP SS = SSOP | Note 1: F = CMOS FLASH LF = Low Power CMOS FLASH 2: T = in tape and reel - SOIC, PLCC, MQFP, TQFP packages only. |

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office

Unit 915

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office

Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street

Chengdu 610016, China

Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel 73 Wusi Road Fuzhou 350001, China

Tel: 86-591-7557563 Fax: 86-591-7557572 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu

Shenzhen 518001, China

Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062 Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark Microchip Technology Nordic ApS

Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

10/01/01