### Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the 1<sup>st</sup> day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

LAPIS Technology Co., Ltd.
October 1, 2020



**FEDL620Q416A-01** Issue Date: Jan. 5, 2017

# ML620Q416A/Q418A

Ultra Low Power 16-bit Microcontroller

### ■ GENERAL DESCRIPTION

This LSI family is a high-performance 16bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I<sup>2</sup>C bus interface, supply voltage level detect circuit, RC oscillation type A/D converter, successive approximation type A/D converter, and LCD driver are incorporated around 16bit CPU nX-U16/100.

The CPU nX-U16/100 is capable of efficient instruction execution in 1-instruction 1-clock mode by 3-stage pipe line architecture parallel processing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) is most suitable for battery-driven applications. And, this LSI has a writable data flash memory area by the software and a function to re-writing program area from software.

The on-chip debug function that is installed enables program debugging and programming

### **■** FEATURES

- CPU
  - 16-bit RISC CPU (CPU name: nX-U16/100)
  - Instruction system: 16bit instructions
  - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division,
    - bit manipulations, bit logic operations, jump, conditional jump, call return stack
    - manipulations, arithmetic shift, and so on
  - Build-in On-Chip debug function
  - Minimum instruction execution time
    - 30.5 μs (@32.768 kHz system clock)
    - 62.5ns (@16 MHz system clock)
- Built-in coprocessor for multiplication, division, and multiply-accumulate operations
  - Signed or unsigned operation setting
  - Multiplication 16bit × 16bit (operation time 4 cycles)
  - Division: 32bit / 16bit (operation time 8 cycles)
  - Division: 32bit / 32bit (operation time 16 cycles)
  - Multiply-accumulate (non-saturating): 16bit × 16bit + 32bit (operation time 4 cycles)
  - Multiply-accumulate (saturating): 16bit × 16bit + 32bit (operation time 4 cycles)
- Internal memory
  - Supports ISP function (re-writing the program memory area by software)

Number of segments

Product	Flash me	SRAM	
name	Program area*	Data area	SRAW
ML620Q416A	128KB (64K × 16bit)	4KB (2K × 16bit)	16KB (8K × 16bit)
ML620Q418A	256KB (128K × 16bit)	4KB (2K × 16bit)	16KB (8K × 16bit)

<sup>\*:</sup> including 1KB of unusable test area

- Interrupt controller (INTC)
  - 1 non-maskable interrupt sources (Internal source: 1)
  - 46 maskable interrupt sources (Internal sources: 38, External sources: 8)
  - Software interrupt (SWI): maximum 64 sources
  - External interrupt and comparator allow edge selection and sampling selection
  - Priority level (4-level) can be set for each interrupt



- Time base counter (TBC)
  - Low-speed time base counter × 1 channel
- 1 kHz Timer
  - 10 Hz / 1 Hz interrupt function
- Timers (TMR)
  - $-8 \text{ bit} \times 8 \text{ channels}$ 
    - (Timer0-7: 16bit × 4 configuration available by using Timer0-1 or Timer2-3, Timer4-5, Timer6-7
  - Selection of one shot timer mode is possible
  - External clock can be selected as timer clock.
- Function Timers (FTM)
  - $-16bit \times 4$  channels
  - Equipped with the timer/capture/PWM functions using a 16bit counter
  - An event trigger (external pin input interrupt or timer interrupt request) can control start/stop/clear of the timer (however, the minimum pulse width of pin input is timer clock 3)
  - 1 to 64 dividing of LSCLK/OSCLK/HSCLK/external input selectable as timer clock
  - Two types of PWM with the same period and different duties and complementary PWM with the dead time set can be output.
- Real Time Clock (RTC)
  - 3 channels (99 years calendar, alarm, revision of the clock)
- Watchdog timer (WDT)
  - Non-maskable interrupt and reset
  - Free running
  - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s when LSCLK = 32.768 kHz)
- Synchronous serial port (SSIQF/SSIQ)
  - without FIFOs (SSIO): 1 channel
  - with 16-byte transmits and receives FIFOs (SSIOF): 1 channel
  - Master/slave are selectable
  - LSB first/MSB first are selectable
  - Clock polarity (data out at rising edge and data in at falling edge/data out at falling edge and data in at rising edge) selectable
  - 8bit length/16bit length are selectable
  - Initial clock level (High start/Low start) selectable
  - supports slave-select signal (only SSIOF)
- UART (UARTF/ UART)
- without FIFOs (UART): 1channel
- with 16-byte transmits and receives FIFOs (UARTF): 2channel
- Full duplex buffer system
- Communication speed: Settable within the range of 2400bps to 460800bps.
- Programmable interface (data length, parity, stop bits are selectable)
- I<sup>2</sup>C bus interface (I<sup>2</sup>CF/I<sup>2</sup>C)
  - without FIFOs(I<sup>2</sup>C):1 channel
  - with 16-byte transmits and receives FIFOs(I<sup>2</sup>CF): 2 channel
  - Master/Slave function
  - Fast mode (400 kHz), standard mode (100 kHz)

- General-purpose ports (PORT)
  - Input/output port × 52 channels(including secondary or tertiary or fourthly functions)
  - 8-External interrupt factors selectable with single port or Port Group.
- Melody driver (MELODY)
  - Tempo: 15 types
  - Scale: 29 types (Melody sound frequency: 508 Hz to 10.922 kHz)
  - Tone length: 63 types
  - Buzzer output mode (4 output modes, 8 buzzer frequencies, 7duty levels at 4.096kHz/15 duty levels at other buzzer frequencies)
- RC oscillation type A/D converter (RC-ADC)
  - Time division × 2 channels
  - 24bit counter
- Successive approximation type A/D converter (SA-ADC)
  - Input  $\times$  12 channels
  - 12bit A/D converter
  - Starting by trigger of Timer/FTM function.
  - Capacitive touch sense function
- Analog Comparator (CMP)
  - Input × 2 channels
  - Common mode input voltage: 0.2V to  $V_{DD}$  0.2V
  - Input offset voltage: 30mV(max)
  - Interrupt allow edge selection and sampling selection are selectable
- Voltage Level Supervisor (VLS)
  - Threshold voltages: One of 64 levels (1.200V to 3.550V)
  - Accuracy: ±3%
  - Interrupt or Reset generation are slectable
  - Voltage measurement with voltage input pin or VDD pin
- Low Level Detector(LLD)
  - Judgement Voltage: 1.8V±0.2V
  - Usable as low level detection reset
- LCD driver
  - Maximun 2048 dots (64 segment x 32 common)
  - 1/2 to 1/32 duty supported
  - 1/3 or 1/4 or 1/5 bias(built-in bias generation circuit)
  - Frame frequency selectable
  - Bias voltage multiplying clock selectable(8 types)
  - Contrast adjustment(1/3 bias:32steps, 1/4:32steps, 1/5 bias:32steps)
  - 4 operating mode: LCD drive stop, LCD display, all LCDs on, all LCDs off

### Reset

- Reset by the RESET\_N pin input
- Reset by power-on detection
- Reset by overflow of watchdog timer (WDT)
- Reset by threshold detection in Voltage Level Supervisor(VLS)
- Reset by low level detection in Low Level Detector(LLD)
- Reset by the low-speed crystal oscillation stop detection

### Clock

- Low-speed clock: (This LSI can not guarantee the operation without low-speed clock)
  - Crystal oscillation (32.768 kHz)
  - Built-in RC oscillation (32.768kHz)
- High-speed clock:
  - PLL (16 MHz) generated from Low-speed clock
  - Built-in RC oscillation (16MHz)

### • Power management

- HALT mode: Instruction execution by CPU is suspended. All peripheral circuits can keep in operating states
- HALT-H mode: Instruction execution by CPU is suspended. Stop of high-speed oscillation automatically. All peripheral circuits can keep in operating states. System returns it in 70µs(Typ.)
- DEEP-HALT mode: Instruction execution by CPU is suspended. Some peripheral circuits(Timer, LTBC etc.) can keep in operating states.
- ULTRA-DEEP-HALT mode: Instruction execution by CPU is suspended. Some peripheral circuits(Timer, LTBC etc.) can keep in operating states, at VDD>2.5V.
- STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
- Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, 1/8,1/16,1/32) of the oscillation clock)
- Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.

### • Shipment

– Die \*Please contact our responsible sales person for the pad layout information.

### • Guaranteed operating range

- Operating temperature (ambient): -40°C to +85°C
- Operating voltage:  $V_{DD} = 1.8V$  to 3.6V




Figure 1. Block Diagram of ML620Q416A/Q418A

# ■ PIN CONFIGURATION

Pin Layout of ML620Q416A/Q418A Chip




Figure 2. Pin Layout of ML620Q416A/Q418A

(Top View)

Table 1 Pad Coordinates of ML620Q416A/Q418A (1/2)

Chip Center: X=0	, Y≒
------------------	------

Pad	Pad	Х	Υ
No.	Name	(um)	(um)
1	C1	-1520	-1702
2	C2	-1440	-1702
3	C3	-1360	-1702
4	C4	-1280	-1702
5	C5	-1200	-1702
6	VL1	-1120	-1702
7	VL2	-1040	-1702
8	VL3	-960	-1702
9	VL4	-880	-1702
10	VL5	-800	-1702
11	P77/COM31	-720	-1702
12	P76/COM30	-640	-1702
13	P75/COM29	-560	-1702
14	P74/COM28	-480	-1702
15	P73/COM27	-400	-1702
16	P72/COM26	-320	-1702
17	P71/COM25	-240	-1702
18	P70/COM24	-160	-1702
19	COM23	-80	-1702
20	COM22	0	-1702
21	COM21	80	-1702
22	COM20	160	-1702
23	COM19	240	-1702
24	COM18	320	-1702
25	COM17	400	-1702
26	COM16	480	-1702
27	COM15	560	-1702
28	COM14	640	-1702
29	COM13	720	-1702
30	COM12	800	-1702
31	COM11	880	-1702
32	COM10	960	-1702
33	COM9	1040	-1702
34	COM8	1120	-1702
35	COM7	1200	-1702
36	COM6	1280	-1702
37	COM5	1360	-1702
38	COM4	1440	-1702
39	COM3	1520	-1702

Pad	Pad	Х	Υ
No.	Name	(um)	(um)
40	COM2	1742	-1480
41	COM1	1742	-1400
42	COM0	1742	-1320
43	$V_{SS}$	1742	-1240
44	SEG0	1742	-1160
45	SEG1	1742	-1080
46	SEG2	1742	-1000
47	SEG3	1742	-920
48	SEG4	1742	-840
49	SEG5	1742	-760
50	SEG6	1742	-680
51	SEG7	1742	-600
52	SEG8	1742	-520
53	SEG9	1742	-440
54	SEG10	1742	-360
55	SEG11	1742	-280
56	SEG12	1742	-200
57	SEG13	1742	-120
58	SEG14	1742	-40
59	SEG15	1742	40
60	SEG16	1742	120
61	SEG17	1742	200
62	SEG18	1742	280
63	SEG19	1742	360
64	SEG20	1742	440
65	SEG21	1742	520
66	SEG22	1742	600
67	SEG23	1742	680
68	SEG24	1742	760
69	SEG25	1742	840
70	SEG26	1742	920
71	SEG27	1742	1000
72	SEG28	1742	1080
73	SEG29	1742	1160
74	SEG30	1742	1240
75	SEG31	1742	1320
76	SEG32	1742	1400
77	SEG33	1742	1480

# Table 2 Pad Coordinates of ML620Q416A/Q418A (2/2)

Chip Center: X=0, Y=0

Pad	Pad	Х	Y
No.	Name	(um)	(um)
78	SEG34	1520	1702
79	SEG35	1440	1702
80	SEG36	1360	1702
81	SEG37	1280	1702
82	SEG38	1200	1702
83	SEG39	1120	1702
84	SEG40	1040	1702
85	SEG41	960	1702
86	SEG42	880	1702
87	SEG43	800	1702
88	SEG44	720	1702
89	SEG45	640	1702
90	SEG46	560	1702
91	SEG47	480	1702
92	SEG48	400	1702
93	SEG49	320	1702
94	SEG50	240	1702
95	SEG51	160	1702
96	SEG52	80	1702
97	SEG53	0	1702
98	SEG54	-80	1702
99	SEG55	-160	1702
100	P80/SEG56	-240	1702
101	P81/SEG57	-320	1702
102	P82/SEG58	-400	1702
103	P83/SEG59	-480	1702
104	P84/SEG60	-560	1702
105	P85/SEG61	-640	1702
106	P86/SEG62	-720	1702
107	P87/SEG63	-800	1702
108	P57/TMCKI7	-880	1702
109	P56/TMCKI6	-960	1702
_110	P55	-1040	1702
111	P54	-1120	1702
112	P53/TMCKI5	-1200	1702
113	P52/TMCKI4	-1280	1702
114	XT1	-1360	1702
115	V <sub>PP</sub>	-1440	1702
116	XT0	-1520	1702
1.10	7.10	1020	1702

Pad	Pad	X	Y
No.	Name	(um)	(um)
117	$V_{HF}$	-1742	1560
118	CH1	-1742	1480
119	CH2	-1742	1400
120	$V_{SS}$	-1742	1320
121	$V_{DDL}$	-1742	1240
122	$V_{DD}$	-1742	1160
123	P51	-1742	1080
124	P50/V <sub>LSP</sub>	-1742	1000
125	TEST0	-1742	920
126	TEST1_N	-1742	840
127	RESET_N	-1742	760
128	P30/CMP0P	-1742	680
129	P31/CMP0N	-1742	600
130	P32/CMP1P	-1742	520
131	P33/CMP1N	-1742	440
132	P34/AIN0	-1742	360
133	P35/AIN1	-1742	280
134	P36/AIN2	-1742	200
135	P37/AIN3	-1742	120
136	P60	-1742	40
137	P61/V <sub>REF</sub>	-1742	-40
138	P20/AIN4	-1742	-120
139	P21/AIN5	-1742	-200
140	P22/AIN6	-1742	-280
141	P23/AIN7	-1742	-360
142	P00/AIN8	-1742	-440
143	P01/AIN9	-1742	-520
144	P02/AIN10	-1742	-600
145	P03/AIN11	-1742	-680
146	P04	-1742	-760
147	P05	-1742	-840
148	P40/LED0	-1742	-920
149	P41/LED1	-1742	-1000
150	P42/TMCKI0	-1742	-1080
151	P43/TMCKI1	-1742	-1160
152	P44	-1742	-1240
153	P45	-1742	-1320
154	P46/TMCKI2	-1742	-1400
155	P47/TMCKI3	-1742	-1480

### ■ PIN LIST

PIN	.Reset	Primary Func	tion	Secondary Fu	nction	Tertiary Fun	ction	Quaternary Fu	ınction	ion Quinary Function	
No.	State	Pin name	I/O	Pin name	I/O	pin name	I/O	pin name	I/O	pin name	I/O
43 120	-	V <sub>SS</sub>	_	=	-	-	-	-	-	-	<b>)</b> - (
122	-	$V_{DD}$	_	=	-	-	-	-	-	-	-
121	-	$V_{DDL}$	_	-	_	-	-	-	-	-	-
117	-	$V_{HF}$	_	-	-	-	_	-	-	-	_
116	-	XT0	_	-	_	-	-	-	-		-
114	-	XT1	_	-	_	-	-	-	-	-	_
127	Pull-up Input	RESET_N	- 1	-	_	-	-	-	- 🗸	-	-
126	Pull-up Input	TEST1_N	- 1	-	_	-	-	-	-	-	-
125	Pull-down Input	TEST0	I/O	ı	_	-	-	-		Т	-
142	Hi-Z output	P00/ EXI00/ AIN8	I/O	IN0	I	SOUT0	0	RXDF0	Ì	-	-
143	Hi-Z output	P01/ EXI01/ AIN9	I/O	CS0	0	SIN0		TXDF0	0	-	-
144	Hi-Z output	P02/ EXI02/ AIN10	I/O	RCT0	0	SCK0	VO	тмоито	0	-	-
145	Hi-Z output	P03/ EXI03/ AIN11	I/O	RS0	0	-	1	TMOUT1	0	-	-
146	Hi-Z output	P04/ EXI04	I/O	RT0	0		_			-	-
147	Hi-Z output	P05/ EXI05	I/O	RCM	0	- '	-	-	-	-	-
138	Hi-Z output	P20/ EXI20/ AIN4	I/O	IN1		SOUTF0	0	RXDF1	1	-	-
139	Hi-Z output	P21/ EXI21/ AIN5	I/O	CS1	0	SINF0	4	TXDF1	0	-	-
140	Hi-Z output	P22/ EXI22/ AIN6	I/O	RS1	0	SCKF0	1/0	TMOUT2	0	-	-
141	Hi-Z output	P23/ EXI23/ AIN7	I/O	RT1	0	SSF0	I/O	TMOUT3	0	-	-
128	Hi-Z output	P30/ EXI30/ CMP0P	1/0	SDAF0	1/0	SOUT0	0	RXDF0	ı	RXD0	I
129	Hi-Z output	P31/ EXI31/ CMP0M	1/0	SCLF0	0	SIN0	I	TXDF0	0	TXD0	0
130	Hi-Z output	P32/ EXI32/ CMP1P	I/O		-	SCK0	I/O	TMOUT4	0	-	-
131	Hi-Z output	P33/ EXI33/ CMP1M	1/0	32kCLKO	0	MD0	0	TMOUT5	0	-	-
132	Hi-Z output	P34/ EXI34/ AIN0	1/0	SDAF1	I/O	SOUTF0	0	RXDF1	I	SDA1	1/0
133	Hi-Z output	P35/ EXI35/ AIN1	1/0	SCLF1	I/O	SINF0	I	TXDF1	0	SCL1	1/0
134	Hi-Z output	P36/ EXI36/ AIN2	I/O	-	-	SCKF0	I/O	TMOUT6	0	-	-
135	Hi-Z output	P37/ EXI37/ AIN3	I/O	32kCLKO	0	SSF0	I/O	TMOUT7	0	-	_
148	Hi-Z output	P40/ EXI40/ LED	I/O	SDAF0	I/O	SOUT0	0	RXDF0	I	-	_
149	Hi-Z output	P41/ EXI41/ LED	I/O	SCLF0	0	SIN0	I	TXDF0	0	-	-
150	Hi-Z output	P42/ EXI42/ TMCKI0	I/O	-	-	SCK0	I/O	TMOUT8	0	-	-
151	Hi-Z output	P43/ EXI43/ TMCKI1	I/O	32kCLKO	0	MD0	0	TMOUT9	0	-	-
152	Hi-Z output	P44/ EXI44	I/O	SDAF1	I/O	SOUTF0	0	RXDF1	1	_	-

# ML620Q416A/Q418A

DIN	Deset	Primary Func	tion	Secondary Fu	condary Function Tertiary Function		ction	Quaternary Fu	ınction	Quinary Function	
PIN No.	.Reset State	Pin name	I/O	Pin name	I/O	pin name	I/O	pin name	I/O	pin name	I/O
153	Hi-Z	P45/	I/O	SCLF1	0	SINF0	1	TXDF1	0	_	
154	output Hi-Z output	EXI45 P46/ EXI46/ TMCKI2	I/O	-	-	SCKF0	I/O	TMOUTA	0	- (	7-
155	Hi-Z output	P47/ EXI47/ TMCKI3	I/O	32kCLKO	0	SSF0	I/O	TMOUTB	0	_	-
124	Hi-Z output	P50/ EXI50 VLSP	I/O	SDAF0	I/O	SOUT0	0	RXDF0	1	RXD0	ı
123	Hi-Z output	P51/ EXI51	I/O	SCLF0	0	SIN0	- 1	TXDF0	0	TXD0	0
113	Hi-Z output	P52/ EXI52/ TMCKI4/ LED	I/O	-	1	SCK0	I/O	тмоитс	0	-	-
112	Hi-Z output	P53/ EXI53/ TMCKI5/ LED	I/O	32kCLKO	0	MD0	0	TMOUTD	0	-	-
111	Hi-Z output	P54/ EXI54	I/O	SDAF1	I/O	SOUTF0	0	RXDF1	-	SDA1	I/O
110	Hi-Z output	P55/ EXI55	I/O	SCLF1	0	SINF0		TXDF1	Q	SCL1	I/O
109	Hi-Z output	P56/ EXI56/ TMCKI6	I/O	-	ı	SCKF0	lo	тмоите	0	-	-
108	Hi-Z output	P57/ EXI57/ TMCKI7	I/O	32kCLKO	0	SSF0	I/O	TMOUTF	0	-	-
136	Hi-Z output	P60/ EXI60	I/O	SDAF0	I/O		_	RXDF0		-	-
137	Hi-Z output	P61/ EXI61/ V <sub>REF</sub>	I/O	SCLF0	1/0	-	-	TXDF0	0	-	-
19 to 42	Low Level Output	COM0 to COM23	0	-		-		-	-	-	-
18	Pull-down Input	P70/ EXI70	I/O	COM24	0		(-)	-	-	-	-
17	Pull-down Input	P71/ EXI71	I/O	COM25	0	-		-	-	-	-
16	Pull-down Input	P72/ EXI72	I/O	COM26	0	-	-	-	-	-	-
15	Pull-down Input	P73/ EXI73	1/0	COM27	0	-	-	-	-	_	-
14	Pull-down Input	P74/ EXI74	1/0	COM28	0	_	-	-	-	-	-
13	Pull-down Input	P75/ EXI75	1/0	COM29	0	-	-	-	-	-	-
12	Pull-down Input	P76/ EXI76	1/0	COM30	0	-	-	-	-	-	-
11	Pull-down Input	P77/ EXI77	1/0	COM31	0	-	-	-	-	-	-
44 to 99	Low Level Output	SEG0 to SEG55	0	(V <sub>4</sub> )	-	-	-	-	-	-	-
100	Pull-down	P80/ EXI80	1/0	SEG56	0	-	-	_	-	_	-
101	Pull-down Input	P81/ EXI81	1/0	SEG57	0	-	-	-	_	_	-
102	Pull-down Input	P82/ EXI82	WO	SEG58	0	-	_	-	_	-	_
103	Pull-down	P83/	1/0	SEG59	0	_	_	-	_	_	_
104	Pull-down	EXI83 P84/	I/O	SEG60	0	_	_	_	_	_	_
105	Input Pull-down	EXI84 P85/ EXI85	I/O	SEG61	0	_	_	_	_	_	_
106	Input Pull-down	P86/	I/O	SEG62	0	-	_	-	_	_	_
107	Input Pull-down	EXI86 P87/	I/O	SEG63	0	_	_	_	_	_	_
6 to 10	Input –	EXI87 VL1 to VL5	-	-	_	_	-	-	_	_	_
1 to 5	-	C1 to C5	_	-	-	-	-	-	-	-	_
118 to 119	-	CH1 to CH2	-	-	-	-	-	-	-	-	-

# ■ PIN DESCRIPTION

In the table below indicates the functional pin description.

The pin name represents the function pin name of the primary function of each terminal, The pin mode

represents the set of mode register of Port Control. (1st:primary function, 2nd:secondary function, 3rd: tertiary function, 4th: quaternary function, 5th:quinary function)

	ı			Pin	
Pin name	I/O	Description	LSI pin name	mode	Logic
System					•
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	RESET_N		L
XT0	- 1	Crystal connection pin for low-speed clock.	XT0	_	_
XT1	0	Capacitors $C_{DL}$ and $C_{GL}$ are connected across this pin and $V_{SS}$ as required.	XT1	_	_
General-purpo	se in	put/output port			
P00-P05	I/O	General-purpose input/output port.	P00-P05	1st	_
P20-P23	I/O	General-purpose input/output port.	P20-P23	1st	_
P30-P37	I/O	General-purpose input/output port.	P30-P37	1st	-
P40-P47	I/O	General-purpose input/output port.	P40-P47	1st	-
P50-P57	I/O	General-purpose input/output port.	P50-P57	1st	_
P60-P61	I/O	General-purpose input/output port.	P60-P61	1st	-
P70-P77	I/O	General-purpose input/output port.	P70/COM24- P77/COM31	1st	-
P80-P87	I/O	General-purpose input/output port.	P80/SEG56- P87/SEG63	1st	-
External intern	upt				
EXI00-05 EXI20-23	Ī	External maskable interrupt input pins. It is possible, for each bit, to specify	P00-P05 P20-P23	1st	H/L
EXI30-37		whether the interrupt is enabled and select the	P30-P37		
EXI40-47		interrupt edge by software.	P40-P47		
EXI50-57			P50-P57		
EXI60-61			P60-P61		
EXI70-77			P70/COM24-		
EXI80-87	l '		P77/COM31		
			P80/SEG56-		
			P87/SEG63		
LED		*			
LED	0	N-channel open drain output pins to drive LED.	P40,P41,P52,P53	1st	
Melody/Buzze	r				-
MD0	0	Melody/buzzer signal output pin.	P33,P43,P53	3rd	Н

# ML620Q416A/Q418A

Pin name	I/O	Description	LSI pin name	Pin mode	Logic
UART			•	mode	
TXD1	0	UART data output pin.	P31,P51	5th	<u> </u>
RXD1	ī	UART data input pin.	P30,P50	5th	2
TXDF0	0	UART with FIFO data output pin.	P01,P31,P41,P51, P61	4th	
RXDF0	I	UART with FIFO data input pin.	P00,P30,P40,P50, P60	4th	•
TXDF1	0	UART with FIFO data output pin.	P21,P35,P45,P55	4th	_
RXDF1	I	UART with FIFO data input pin.	P20,P34,P44,P54	4th	-
I <sup>2</sup> C bus interfa	се				
SDA1	I/O	I <sup>2</sup> C1 data input/output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P34,P54	5th	-
SCL1	0	I <sup>2</sup> C1 clock output pin.  This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P35,P55	5th	Т
SDAF0	I/O	I <sup>2</sup> C0 data input/output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P30,P40,P50	2nd	
SCLF0	0	I <sup>2</sup> C0 clock output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P31,P41,P51	2nd	
SDAF1	I/O	I <sup>2</sup> C1 data input/output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P34,P44,P54	2nd	_
SCLF1	0	I <sup>2</sup> C1 clock output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P35,P45,P55	2nd	Ι
Synchronous	serial				
SCK0	I/O	Synchronous serial(SSIO) clock input/output pin.	P02,P32,P42,P52	3rd	-
SIN0		Synchronous serial(SSIO) data input pin.	P01,P31,P41,P51	3rd	_
SOUT0	0	Synchronous serial(SSIO) data output pin.	P00,P30,P40,P50	3rd	_
SCKF0	1/0	Synchronous serial with FIFO(SSIOF) clock input/output pin.	P22,P36,P46,P56	3rd	-
SINF0	_	Synchronous serial with FIFO(SSIOF) data input pin.	P21,P35,P45,P55	3rd	1
SOUTF0	0	Synchronous serial with FIFO(SSIOF) data output pin.	P20,P34,P44,P54	3rd	
SSF0	I/O	Synchronous serial with FIFO(SSIOF) select input/output pin.	P23,P37,P47,P57	3rd	L
FTM					
TMOUT0-9 TMOUTA-F	0	FTM output pin.	P02,P03,P22,P23 P32,P33,P36,P37 P42,P43,P46,P47 P52,P53,P56,P57	4th	_
TMCKI0-7	I	External clock input pin for FTM.	P42,P43,P46,P47 P52,P53,P56,P57	1st	-

# ML620Q416A/Q418A

Pin name	I/O	Description	LSI pin name	Pin mode	Logic
RC oscillation	type.				
IN0	I	Oscillation input pin of Channel 0.	P00	2nd	
CS0	0	Reference capacitor connection pin of Channel 0.	P01	2nd	7-
RS0	0	Reference resistor connection pin of Channel 0.	P03	2nd	
RT0	0	Resistor sensor connection pin for measurement of Channel 0.	P04	2nd	
RCT0	0	Resistor/capacitor sensor connection pin of Channel 0 for measurement.	P02	2nd	-
RCM	0	RC oscillation monitor pin.	P05	2nd	1
IN1	ı	Oscillation input pin of Channel 1.	P20	2nd	1
CS1	0	Reference capacitor connection pin of Channel 1.	P21	2nd	_
RS1	0	Reference resistor connection pin of Channel 1.	P22	2nd	-
RT1	0	Resistor sensor connection pin for measurement of Channel 1.	P23	2nd	ı
Successive ap	proxi	mation type A/D converter			
V <sub>REF</sub>	I	Reference power supply pin for successive approximation type A/D converter.	P61	-	_
AIN0-11	I	Analog input for successive approximation type A/D converter.	(AIN0-3) P34-37, (AIN4-7) P20-23, (AIN8-11) P00-03	1st	1
Analog comp	arato				
CMP0P	I	Comparator0 Non-inverted input pin.	P30	1st	_
CMP0M	ı	Comparator0 Inverted input pin.	P31	1st	_
CMP1P	ı	Comparator1 Non-inverted input pin.	P32	1st	_
CMP1M	ı	Comparator1 Inverted input pin.	P33	1st	_
For testing					
TEST0	I/O	Input/output pin for testing. A pull-down resistor is internally connected.	TEST0	_	_
TEST1_N	I	Input pin for testing. A pull-up resistor is internally connected.	TEST1_N	_	-
Power supply					
$V_{SS}$	1	Negative power supply pin.	$V_{SS}$	_	ı
$V_{DD}$	4	Positive power supply pin.	$V_{DD}$	_	_
V <sub>DDL</sub>		Positive power supply pin (internally generated) for internal logic. Capacitors $C_L$ is connected between this pin and $V_{SS}$ .	$V_{DDL}$	-	-
V <sub>HF</sub>	•	Positive power supply pin (internally generated) for built-in halver circuit. Capacitor $C_{VH}$ is connected between this pin and $V_{SS}$ .	$V_{HF}$	_	ı
C <sub>H1</sub> – C <sub>H2</sub>		Capacitor pins of built-in halver circuit	C <sub>H1</sub> – C <sub>H2</sub>	_	
LCD driver					
COM0 -	_	Common pins of LCD driver	COM0 - COM23,	1st	_
COM31			P70/COM24-	&	
			P77/COM31	2nd	
SEG0 -	_	Segment pins of LCD driver	SEG0 – SEG55	1 <sup>st</sup>	_
SEG63			P80/SEG56-	&	
			P87/SEG63	2nd	
C1 – C5	_	Capacitor pins of built-in generation bias circuit	C1 – C5	_	_
$V_{L1} - V_{L5}$	_	Reference voltage input pins of built-in bias generation	$V_{L1} - V_{L5}$	_	_
		circuit			

### ■ TERMINATION OF UNUSED PINS

Table 1 shows methods of terminating the unused pins.

**Table3** Termination of Unused Pins

Pin	Recommended pin termination
RESET_N	open
TEST0	open
TEST1_N	open
P00 to P05	open
P20 to P23	open
P30 to P37	open
P40 to P47	open
P50 to P57	open
P60 to P61	open
P70 to P77	open
P80 to P87	open

### [Note]

For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.



### ■ ELECTRIC CHARACTERISTICS

### • ABSOLUTE MAXIMUM RATINGS

1	١,	' <b>-</b>	A١	1
(	v	'ss=	U	V.

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	$V_{DD}$	Ta=25°C	-0.3 to +6.5	V
Power supply voltage 2	$V_{DDL}$	Ta=25°C	-0.3 to +2.0	V
Power supply voltage 3	V <sub>L1-5</sub>	Ta=25°C	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	Ta=25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage 1	V <sub>OUT1</sub>	Ta=25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage 2 (COM0 to COM31 SEG0 to SEG63)	V <sub>OUT2</sub>	Ta=25°C	-0.3 to V <sub>L1-5</sub> +0.3	V
Output current 1 (Port0, 2)	I <sub>OUT1</sub>	Ta=25°C	-12 to +11	mA
Output current 2 (Port3 to 8)	I <sub>OUT2</sub>	Ta=25°C	-12 to +20	mA
Power dissipation	PD	Ta=25°C	0.9	W
Storage temperature	T <sub>STG</sub>		-55 to +150	°C

### RECOMMENDED OPERATING CONDITIONS

 $(V_{SS}=0V)$ 

Parameter	Symbol	Condition	Range	Unit
Operating temperature (Ambience)	T <sub>OP</sub>	-	-40 to +85	°C
Operating voltage	$V_{DD}$	-	1.8 to 3.6	V
Reference voltage	$V_{REF}$	-	1.8 to V <sub>DD</sub>	V
Operating frequency (CPU)	f <sub>OP</sub>	-	LSCLK:32.768k HSCLK:500k to	Hz
Low speed crystal oscillation frequency	f <sub>XTL</sub>	-	32.768k	Hz
Low speed crystal oscillation external capacitor 1	C <sub>DL</sub>	Using VT-200-FL(from SII)	6.8 to 12 6.8 to 12	pF
Low speed crystal oscillation external	C <sub>DL</sub>	Using DT-26(from Daishinku)	12 to 16	pF
capacitor 2	C <sub>GL</sub>		12 to 16	
Low speed crystal *1	C <sub>DL</sub>	11 : NT 000 E//	12 to 22	
oscillation external capacitor 3	$C_GL$	Using VT-200-F(from SII)	12 to 22	pF
V <sub>DDL</sub> external capacitor	CL	ESR ≦500mΩ	2.2 ± 30%	μF
VL1,2,3,4,5 pin external capacitor	C <sub>a,b,c,d,e</sub>		1 ± 30%	μF
C1-C2, C2-C3, C4-C5 external capacitor	C <sub>12</sub> ,C <sub>23</sub> ,C <sub>45</sub>		1 ± 30%	μF
CH1, CH2 external capacitor	C <sub>H12</sub>		1 ± 30%	μF
V <sub>HF</sub> external capacitor	Сун		1 ± 30%	μF

<sup>\*1 :</sup> Please use this crystal except DEEPHALT mode because this LSI may not be functioning at DEEPHALT mode with the crystal. Please evaluate the matching when other crystal oscillator/ceramic oscillator is used.
\*2 : Please evaluate on user's conditions, put on C<sub>L0</sub>(= 0.1uF) if necessary.

# • Operating Conditions of Flash Memory

 $(V_{SS}=0V)$ 

Parameter	Symbol	Cor	ndition	Range	Unit	
Operating temperature	T <sub>OP</sub>	Data area	Data area : write/erase -40		°C	
(Ambience)	IOb	Program are	ea : write/erase	0 to +40	°C	
	$V_{DD}$	Write/erase		1.8 to 3.6	V	
Operating voltage Write time	$C_{EPD}$	Data area (1,024B x 4)		10,000	times	
	C <sub>EPP</sub>	Program area		1000	times	
		Block erase	Program area	8		
Erase unit	_	DIOCK erase	Data area	4	KB	
		Secto	or erase	1		
Erase time(Maximum)	_	Block erase	e/Sector erase	100	ms	
Write unit	_		-	1 word (2 byte)	_	

# • Operating Conditions of LCD

 $(V_{SS} = 0V)$ 


Parameter	Symbol	Condition	Range	Unit
	\/	V <sub>L1</sub> based	1.8 to 3.6	
Operating voltage	V <sub>DD</sub>	V <sub>L2</sub> based	2.5 to 3.6	\/
Operating voltage	V <sub>L1</sub>	V <sub>L1</sub> (External input) based	0.84 to 1.31	V
	V <sub>L2</sub>	V <sub>L2</sub> (External input) based	1.68 to 2.61	

LMD1-0 of the DSPCON0 register are bits to select an LCD display mode.

### AC characteristics (Oscillation, reset)

	(V <sub>DD</sub> =1.	.8 to 3.6V, $V_{SS}$ =0	)V, Ta=-40	to +85°C,	unless of	otherwise	e specified)
Parameter	Symbol	Condition		Rating		Unit	Measurin
	-,		Min.	Тур.	Max.		g circuit
Low speed crystal oscillation start time	T <sub>XTL</sub>	_	_	_	2	S	
Low speed built-in	f <sub>LCR</sub>	Ta=25°C	typ -1.5%	32.768	typ +1.5%	kHz	
RC oscillation frequency 1*2*3	·LOIX	Ta=-40 to 85°C	typ -5%	32.768	typ +5%	C	
High speed build-in RC oscillation	f <sub>HCR</sub>	Ta=25°C	typ -1%	16	typ +1%	MHz	
frequency 11*2	INCK	Ta=-40 to 85°C	typ -5%	16	typ +5%		
PLL frequency	f <sub>PLL</sub>	f <sub>XTL</sub> =32.768kH z	typ -5%	16	typ +5%	MHz	1
System return time from HALT-H	T <sub>HCR</sub>	-		70	100	μs	
Low speed crystal oscillation stop detection time	T <sub>STOP</sub>		-	600	-	μs	
Reset pulse width	P <sub>RST</sub>		200	-	_	μs	
Reset noise elimination pulse width	PNRST		-	_	0.3	μs	
Power-on reset activation power rise time	T <sub>POR</sub>		_	_	10	ms	
		7 7					

<sup>\*1 :</sup> Mean value of 1024 cycle. \*2 : Guarantee value at the time of the shipment. \*3 : Except DeepHALT mode and Ultra-DeepHALT mode.



### DC Characteristics (IDD)

		(VDD-1.0 to 3.0V, VSS			Rating	1		Measuring
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	circuit
Power	IDD1	CPU is Stopped	Ta=25°C	-	0.3	1.2		
consumption 1	וטטו	Low/High-speed oscillation is stopped	Ta=-40 to 85°C	_	-	18	μΑ	
Power		ULTRA-DEEP-HALT mode *3*4  (LBTC function)	Ta=25°C	_	0.38	2		
	IDD2-1	High-speed oscillation is stopped. $2.5V \le V_{DD}$	Ta=-40 to 85°C	-	3	20	μА	
consumption 2	IDD2-2	DEEP-HALT mode *3*4  (LBTC function)  Low-speed crystal oscillating  (32.768kHz)  High-speed oscillation is  stopped.	Ta=25°C  Ta=-40 to 85°C	)-	0.7	3 22	μA	1
Power consumption 3	IDD3	HALT mode *3*4  (LTBC function)  Low-speed crystal oscillating  (32.768kHz)  High speed oscillation is  stopped.	Ta=25°C Ta=-40 to 85°C		2	5 27	μΑ	
Power consumption 4	IDD4	CPU Low-speed *2*4 Low-speed built-in RC oscillating High speed oscillation is stopped.	Ta=25°C Ta=-40 to 85°C	-	12	20 45	μΑ	
Power	IDD5	CPU High-speed(16MHz) *2*4 High-speed Built-in RC	Ta=25°C	_	4.3	5.5	mA	
consumption 5	IDUS	oscillating	Ta=-40 to 85°C	_	_	6		

<sup>1:</sup> typ.rating is V<sub>DD</sub>=3.0V

<sup>\*</sup> $^2$ : at CPU activity rate =100% (No HALT state) \* $^3$ : using 32.768KHz crystal oscillator VT-200-FL (from SII)( $C_{GL}/C_{DL}$ =12pF) using 32.768KHz crystal oscillator DT-26(from Daishinku)(C<sub>GL</sub>/C<sub>DL</sub>=12pF)

<sup>:</sup> BLKCON0~BLKCON5 valid bits are all "1".

		$(V_{DD}=1.8 \text{ to } 3.6V, V_{SS}=0V,$	1a=-40		, unles	s other	
Parameter	Symbol	Condition	Min.	Rating*1 Typ.	Max.	Unit	Measuri circuit
		VLSLV5-0 = 00H*1	IVIIII.	1.200	Wax.		Ollogit
		VLSLV5-0 = 01H <sup>*1</sup>	1	1.225			
		VLSLV5-0 = 02H <sup>*1</sup>	_	1.250			
		VLSLV5-0 = 03H*1	1	1.275			
		VLSLV5-0 = 04H*1		1.300			
		VLSLV5-0 = 05H*1	1	1.325	1		
		VLSLV5-0 = 06H*1		1.350			
		VLSLV5-0 = 07H*1		1.375			
		VLSLV5-0 = 08H*1		1.400			
		VLSLV5-0 = 09H*1		1.425			
		VLSLV5-0 = 0AH*1		1.450			
		VLSLV5-0 = 0BH*1		1.475			
		VLSLV5-0 = 0CH*1		1.500			
		VLSLV5-0 = 0DH*1		1.525			
		VLSLV5-0 = 0EH*1		1.550			
		VLSLV5-0 = 0FH*1		1.575			
		VLSLV5-0 = 10H*1	1	1.600			
		VLSLV5-0 = 11H*1		1.625			
		VLSLV5-0 = 12H*1		1.650			
VLS judge		VLSLV5-0 = 13H*1		1.675			
voltage	$V_{VLS}$	VLSLV5-0 = 14H*1	Typ.	1.700	Typ.	V	1
(V <sub>DD</sub> =fall)		VLSLV5-0 = 15H <sup>*1</sup>	+3%	1.725	+3%		
		VLSLV5-0 = 16H <sup>*1</sup>		1.750			
		VLSLV5-0 = 17H*1 VLSLV5-0 = 18H		1.775			
		VLSLV5-0 = 18H VLSLV5-0 = 19H	_	1.800 1.825			
		VLSLV5-0 = 19H VLSLV5-0 = 1AH		1.850			
		VLSLV5-0 = 1BH	1	1.875			
		VLSLV5-0 = 1CH	1	1.900			
		VLSLV5-0 = 1DH	_	1.925			
		VLSLV5-0 = 1EH	1	1.950			
		VLSLV5-0 = 1FH	1	1.975			
	•	VLSLV5-0 = 20H	1	2.000			
		VLSLV5-0 = 21H		2.050			
		VLSLV5-0 = 22H		2.100			
		VLSLV5-0 = 23H	1	2.150			
		VLSLV5-0 = 24H	1	2.200			
		VLSLV5-0 = 25H	1	2.250			
		VLSLV5-0 = 26H	]	2.300			
		VLSLV5-0 = 27H		2.350			
		VLSLV5-0 = 28H		2.400			
	1	VLSLV5-0 = 29H		2.450			

### • DC Characteristics (VLS) (2/2)

		$(V_{DD}=1.8 \text{ to } 3.6V, V_{SS}=0V,$	1a=-40	to +85°C	; unless	otherw	rise specified)
Devementes	Cumahal	Condition		Rating*1		Unit	Measuring
Parameter	Symbol	Condition	Min.	Тур.	Max.	Ullit	circuit
		VLSLV5-0 = 2AH		2.500			
		VLSLV5-0 = 2BH		2.550			
		VLSLV5-0 = 2CH		2.600			
		VLSLV5-0 = 2DH		2.650			
		VLSLV5-0 = 2EH		2.700			
		VLSLV5-0 = 2FH		2.750			
		VLSLV5-0 = 30H		2.800			
		VLSLV5-0 = 31H		2.850			
		VLSLV5-0 = 32H		2.900			
	V <sub>VLS</sub>	VLSLV5-0 = 33H		2.950			
VLS judge		VLSLV5-0 = 34H	Тур.	3.000	Тур.	W	1
voltage (V <sub>DD</sub> =fall)		VLSLV5-0 = 35H	-3%	3.050	+3%	V	ı
( 55 - )		VLSLV5-0 = 36H		3.100			
		VLSLV5-0 = 37H		3.150			
		VLSLV5-0 = 38H		3.200			
		VLSLV5-0 = 39H		3.250			
		VLSLV5-0 = 3AH		3.300			
		VLSLV5-0 = 3BH		3.350			
		VLSLV5-0 = 3CH		3.400			
		VLSLV5-0 = 3DH		3.450			
V <sub>VLS</sub> Hysteresis		VLSLV5-0 = 3EH		3.500			
		VLSLV5-0 = 3FH		3.550			
			$V_{\text{VLS}}$	$V_{VLS}$	$V_{\text{VLS}}$		
width (V <sub>DD</sub> =rise)	Hyls		x 1.8%	х 3.8%	× 6.3%	V	1
	of the VI SO	CON register to change detection			0.5 /0		

VLSLV5-0 are bits of the VLSCON register to change detection voltage level.
\*1: Setable only at the time of select to VLSP pin.

### DC characteristics (LLD)

(V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

		, , ,		,			
Parameter	Symb	Condition		Rating		Unit	Measuring
Farameter	ol	Condition	Min.	Тур.	Max.	Offic	circuit
LLD judge Voltage	VLLR	-	1.60	1.80	2.00	V	

## DC/AC characteristics (Analog comparator)

		00 0,	4111000	o a lot line	c opcomed)		
Parameter	Symbol	Condition	Rating			Unit	Measuring
- Farameter	Symbol	Condition	Min.		Max.	Oilit	circuit
Common Input voltage range	V <sub>CMPIN</sub>	-	0.2	_	V <sub>DD</sub> -0.2	<b>&gt;</b>	
Input offset voltage	V <sub>CMPOF</sub>	-	-30		30	mV	1
Comparator						Ĵ	
judge	$T_{CMP}$	CMPP- CMPM =40mV	-	<b>/</b>	2	μs	
time							

● DC characteristics (LCD driver 1/2 V<sub>L1</sub> based) (1/2) (V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

		$(V_{DD}=1.8 \text{ to } 3)$	3.6V, V <sub>SS</sub> =0V, Ta=	a=-40 to +85°C, unless other			ise spe	ecified)
					Rating			Meas
Parameter	Symbol	Cor	ndition	Min.	Тур.	Max.	Unit	uring circuit
			LCN4-0 = 00H	0.79	0.84	0.89		
			LCN4-0 = 01H	0.80	0.86	0.91		
			LCN4-0 = 02H	0.82	0.87	0.92		·
			LCN4-0 = 03H	0.83	0.89	0.94		
			LCN4-0 = 04H	0.85	0.90	0.95		1
			LCN4-0 = 05H	0.86	0.92	0.97		
			LCN4-0 = 06H	0.88	0.93	0.98		
			LCN4-0 = 07H	0.89	0.95	1.00		
			LCN4-0 = 08H	0.91	0.96	1.01		
			LCN4-0 = 09H	0.92	0.98	1.03		
			LCN4-0 = 0AH	0.94	0.99	1.04		
			LCN4-0 = 0BH	0.95	1.01	1.06		
			LCN4-0 = 0CH	0.97	1.02	1.07		
			LCN4-0 = 0DH	0.98	1.04	1.09	V	
			LCN4-0 = 0EH	1.00	1.05	1.10		
	.,	V <sub>DD</sub> =3.0V,	LCN4-0 = 0FH	1.01	1.07	1.12		
V <sub>L1</sub> voltage	$V_{L1}$	Tj=25°C	LCN4-0 = 10H	1.03	1.08	1.13		
			LCN4-0 = 11H	1.04	1.10	1.15		1
			LCN4-0 = 12H	1.06	1.11	1.16		
			LCN4-0 = 13H	1.07	1.13	1.18		
			LCN4-0 = 14H	1.09	1.14	1.19		
			LCN4-0 = 15H	1.10	1.16	1.21		
			LCN4-0 = 16H	1.12	1.17	1.22		
			LCN4-0 = 17H	1.13	1.19	1.24		
			LCN4-0 = 18H	1.15	1.20	1.25		
			LCN4-0 = 19H	1.16	1.22	1.27		
			LCN4-0 = 1AH	1.18	1.23	1.28		
			LCN4-0 = 1BH	1.19	1.25	1.30		
			LCN4-0 = 1CH	1.21	1.26	1.31		
	, v		LCN4-0 = 1DH	1.22	1.28	1.33		
			LCN4-0 = 1EH	1.24	1.29	1.34		
			LCN4-0 = 1FH	1.25	1.31	1.36		
V <sub>L1</sub> temperature deviation	$\Delta V_{L1t}$	V <sub>DD</sub>	=3.0V	_	-0.06	_	%/ °C	
V <sub>L1</sub> voltage dependency	$\Delta V_{L1v}$		_	_	0.6	15	mV/ V	

LCN4-0 of the DSPCNT register are bits to coordinate contrast of the LCD indication.

● DC characteristics (LCD driver 1/2 V<sub>L1</sub> based) (2/2)

(V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

		(VDD=1.0 tO 3.0V,	VSS-UV, Ta-	<del>4</del> 0 to 10.	J C, urile	33 Utilei W	ise spe	cineu)
					Rating			Meas
Parameter	Symbol	Condition	l	Min.	Тур.	Max.	Unit	uring circuit
V <sub>L2</sub> voltage	V <sub>L2</sub>	$V_{DD}$ = 3.0V, Tj = BSN2-0 = 4 1M $\Omega$ _ load ( $V_{LS}$	Typ. -10%	V <sub>L1</sub> (Typ) x 2	Typ. +10%		N	
			1/3 bias	Typ. -10%	V <sub>L1</sub> (Typ) x 2	Typ. +10%		
V <sub>L3</sub> voltage	$V_{L3}$		1/4 bias	Typ. -10%	V <sub>L1</sub> (Typ) x 2	Typ. +10%		
		V <sub>DD</sub> = 3.0V,	1/5 bias	Typ10%	V <sub>L1</sub> (Typ) x 2.95	<b>Typ</b> . +10%	V	
		Tj = 25°C BSN2-0 = 4H,	1/3 bias	Typ.	V <sub>L1(Typ)</sub> x 2	Typ. +10%	V	1
V <sub>L4</sub> voltage	$V_{L4}$	1MΩ_load (V <sub>L5</sub> V <sub>SS</sub> )	1/4 bias	Typ. -10%	V <sub>L1(Typ)</sub> x 2.95	Typ. +10%		
		, ,	1/5 bias	Typ. -10%	V <sub>L1(Typ)</sub> x 3.9	Typ. +10%		
			1/3 bias	Typ10%	V <sub>L1(Typ)</sub> x 2,95	Typ. +10%		
V <sub>L5</sub> voltage	$V_{L5}$		1/4 bias	Typ10%	V <sub>L1(Typ)</sub> x 3.9	Typ. +10%		
			1/5 bias	Typ. -10%	V <sub>L1(Typ)</sub> x 4.85	Typ. +10%		
LCD bias voltage generation time	T <sub>BIAS</sub>	BSN2-0 =		_	300	_	ms	

BSN2-0 of BIASCON register are bits to select a clock for multiplying the bias voltage in the bias generation circuit

● DC characteristics (LCD driver 2/2 VL2 based) (1/2)

(V<sub>DD</sub>=2.5 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

		(VDD-2.5 tO	3.0V, VSS-UV, 1a	140 10 +	Rating	ess other	wise s	
Parameter	Symbol	Con	dition				Unit	Measur ing
r dramotor	Cymbol	3011	idition.	Min.	Тур.	Max.	Offic	circuit
			LCN4-0 = 00H	1.60	1.68	1.76		
			LCN4-0 = 01H	1.63	1.71	1.79		
			LCN4-0 = 02H	1.66	1.74	1.82		
			LCN4-0 = 03H	1.69	1.77	1.85		
			LCN4-0 = 04H	1.72	1.80	1.88		1
			LCN4-0 = 05H	1.75	1.83	1.91		
			LCN4-0 = 06H	1.78	1.86	1.94		
			LCN4-0 = 07H	1.81	1.89	1.97		
			LCN4-0 = 08H	1.84	1.92	2.00		
			LCN4-0 = 09H	1.87	1.95	2.03		
			LCN4-0 = 0AH	1.90	1.98	2.06		
			LCN4-0 = 0BH	1.93	2.01	2.09	ľ	
			LCN4-0 = 0CH	1.96	2.04	2.12		
			LCN4-0 = 0DH	1.99	2.07	2.15		
			LCN4-0 = 0EH	2.02	2.10	2.18		
V voltage	.,,	V <sub>DD</sub> =3.0V	LCN4-0 = 0FH	2.05	2.13	2.21	.,	
V <sub>L2</sub> voltage	$V_{L2}$	Tj=25°C	LCN4-0 = 10H	2.08	2.16	2.24	V	
			LCN4-0 = 11H	2.11	2.19	2.27		1
			LCN4-0 = 12H	2.14	2.22	2.30		
			LCN4-0 = 13H	2.17	2.25	2.33		
			LCN4-0 = 14H	2.20	2.28	2.36		
			LCN4-0 = 15H	2.23	2.31	2.39		
			LCN4-0 = 16H	2.26	2.34	2.42		
			LCN4-0 = 17H	2.29	2.37	2.45		
			LCN4-0 = 18H	2.32	2.40	2.48		
			LCN4-0 = 19H	2.35	2.43	2.51		
<b>A</b>			LCN4-0 = 1AH	2.38	2.46	2.54		
			LCN4-0 = 1BH	2.41	2.49	2.57		
			LCN4-0 = 1CH	2.44	2.52	2.60		
			LCN4-0 = 1DH	2.47	2.55	2.63		
			LCN4-0 = 1EH	2.50	2.58	2.66		
			LCN4-0 = 1FH	2.53	2.61	2.69		
V <sub>L2</sub> temperature deviation	$\Delta V_{L2t}$	V <sub>DD</sub> :	=3.0V	_	-0.06		%/ °C	
V <sub>L2</sub> voltage dependency	$\Delta V_{L2v}$	-	_	_	0.9	20	mV/ V	

dependency | Contract | Contract

● DC characteristics (LCD driver 2/2 V<sub>L2</sub> based) (2/2)

(V<sub>DD</sub>=2.5 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

		(VDD-2.5 to 5.	00, 055-00,	14 <del>1</del> 0 (	7 105 C, uili	CSS Offici	wisc s	pecifica)
					Rating			Measur
Parameter	Symbol	Condition	l	Min.	Тур.	Max.	Unit	ing circuit
V <sub>L1</sub> voltage	$V_{L2}$	V <sub>DD</sub> = 3.0V, Tj : 1MΩ_ load (V <sub>L</sub>	Typ10%	V <sub>L2(Typ)</sub> x 0.5	Typ. +10%			
			1/3 bias	Typ. -10%	V <sub>L2(Typ)</sub>	Typ. +10%		
V <sub>L3</sub> voltage	V <sub>L3</sub>		1/4 bias	Typ. -10%	V <sub>L2(Typ)</sub>	Typ. +10%		
			1/5 bias	Typ. -10%	V <sub>L2(Typ)</sub> x 1.5	Typ. +10%		
		$V_{DD} = 3.0V$ ,	1/3 bias	Typ. -10%	V <sub>L2(Typ)</sub>	Typ. +10%	.,	
V <sub>L4</sub> voltage	$V_{L4}$	Tj = 25°C BSN2-0 = 4H,	1/4 bias	Typ10%	V <sub>L2(Typ)</sub> x 1.5	Typ. +10%	V	1
		1MΩ $_{ m load}$ (V $_{ m L5}-{ m Vss}$ )	1/5 bias	Тур. -10%	V <sub>L2(Typ)</sub> x 2.0	Тур. +10%	•	
			1/3 bias	Typ. -10%	V <sub>L2(Typ)</sub> x 1.5	Typ. +10%		
V <sub>L5</sub> voltage	$V_{L5}$		1/4 bias	Typ10%	V <sub>L2(Typ)</sub> x 2.0	Тур. +10%		
			1/5 bias	Typ. -10%	V <sub>L2(Typ)</sub> x 2.5	Typ. +10%		
LCD bias voltage generation time	T <sub>BIAS</sub>	B\$N2-0 =	4H		100	_	ms	

BSN2-0 of BIASCON register are bits to select a clock for multiplying the bias voltage in the bias generation circuit.

# • DC characteristics (VOHL, IOHL)

( $V_{DD}$ =1.8 to 3.6V,  $V_{SS}$ =0V, Ta=-40 to +85°C, unless otherwise specified)

	(V	$_{OD}$ =1.8 to 3.6V, $V_{SS}$ =0V, $Ta$ =	-40 to -	+85°C,	unless (	otherwis	e specified)
Darameter	Symbol	Condition		Rating		Unit	Measuring
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit
Output voltage 1 (P00-P05, P20-P23, P30-P37, P40-P47,	VOH1	IOH=-1.0mA	V <sub>DD</sub> -0.5	_	_		
P50-P57, P60-P61, P70-P77, P80-P87)	VOL1	IOL=+0.5mA	_	_	0.4		
Output voltage 2 (P40, P41, P52, P53)	VOL2	2.7V ≤ V <sub>DD</sub> ≤ 3.6V IOL=+5.0mA	-	-	0.6		
(LED mode is selected)		IOL=+2.0mA	_		0.4		
Output voltage 3 (P30, P31, P34, P35, P40, P41, P44, P45, P50, P51, P54, P55, P60, P61) (I <sup>2</sup> C mode is selected)	VOL3	IOL3= +3mA (I <sup>2</sup> Cspec) (V <sub>DD</sub> ≥ 2V)	<b>Q</b>	<u>-</u>	0.4		
Output voltage 4 (P30, P31, P34, P35, P40, P41, P44, P45, P50, P51, P54, P55, P60, P61) (I <sup>2</sup> C mode is selected)	VOL4	IOL4= +2mA(l <sup>2</sup> Cspec) (V <sub>DD</sub> < 2V)		2	V <sub>DD</sub> ×0.2	V	2
		IOH5=-0.03mA / +0.03mA Output:V <sub>L1</sub> =1.0V	V <sub>L1</sub> -0.2	_	V <sub>L1</sub> +0.2		
		IOH5=-0.03mA / +0.03mA、 Output:V <sub>L2</sub> =2.0V	V <sub>L2</sub> -0.2	_	V <sub>L2</sub> +0.2		
Output voltage 5 (P70-P77,P80-P87, COM0-23	VOH5	IOH5=-0.03mA / +0.03mA Output:V <sub>L3</sub> =3.0V	V <sub>L3</sub> -0.2	_	V <sub>L3</sub> +0.2		
SEG0-55) (LCD mode is selected)		IOH5=-0.03mA / +0.03mA、 Output:V <sub>L4</sub> =4.0V	V <sub>L4</sub> -0.2	_	V <sub>L4</sub> +0.2		
selected)		IOH5=-0.03mA / +0.03mA $\searrow$ Output:V <sub>L5</sub> =5.0V	V <sub>L5</sub> -0.2	_	V <sub>L5</sub> +0.2		
	VOL5	IOL=+0.03mA、 Output:V <sub>SS</sub>	_	_	+0.2		
Output leak 1 (P00-P05, P20-P23, P30-P37, P40-P47,	IOOH1	VOH=V <sub>DD</sub> (at high impedance)	_	_	+1		
P30-P37, P40-P47, P50-P57, P60-P61, P70-P77, P80-P87, COM0-23 SEG0-55)	IOOL1	VOL=V <sub>SS</sub> (at high impedance)	-1	_	_	μА	3

### DC characteristics (IIHL)

( $V_{DD}$ =1.8 to 3.6V,  $V_{SS}$ =0V, Ta=-40 to +85°C, unless otherwise specified)

		, ,					
Davamatar	Symb	Condition		Rating*1		Llmit	Measurin
Parameter	ol	Condition		Тур.	Max.	Unit	g circuit
Input current 1 (RESET N,	IIH1	VIH1=V <sub>DD</sub>	_	_	1		
TEST1_N)	IIL1	VIL1=V <sub>SS</sub>	-900	-300	-20		
Input current 2	IIH2	VIH2=V <sub>DD</sub>	20	300	900		
(TEST0)	IIL2	VIL2=V <sub>SS</sub>	-1	_	-		
Input current 3	IIH3	VIH3=V <sub>DD</sub> (at pull down)	1	15	200	μΑ	4
(P00-P05, P20-P23, P30-P37,	IIL3	VIL3=V <sub>SS</sub> (at pull up)	-200	-15	-1		
P40-P47, P50-P57, P60-P61, P70-P77, P80-P87)	IIH3Z	VIH3=V <sub>DD</sub> (at high impedance)	_		7		
	IIL3Z	VIL3=V <sub>SS</sub> (at high impedance)	-1		_		


<sup>\*1 :</sup> typ.rating is Ta=25°C , V<sub>DD</sub>=3.0V

# DC characteristics (VIHL)


Parameter	Symb ol	Condition	Min.	Rating Typ.	Max.	Unit	Measurin g circuit
Input voltage 1 (RESET_N, TEST0,	VIH1	00	0.7 ×V <sub>DD</sub>	-	V <sub>DD</sub>		
TEST1_N, P00-P05, P20-P23, P30-P37, P40-P47, P50-P57, P60-P61, P70-P77, P80-P87)	VIL1		0	-	0.3 ×V <sub>DD</sub>	V	5
Input terminal capacitance (RESET_N, TEST0, TEST1_N, P00-P05, P20-P23, P30-P37, P40-P47, P50-P57, P60-P61, P70-P77, P80-P87)	CIN	f=10kHz V <sub>rms</sub> =50mV Ta=25°C	_	I	10	pF	_

### MEASURING CIRCUITS

### MEASURING CIRCUIT1




**MEASURING CIRCUIT 2** 



(\*1) Input logic circuit to determine the specified measuring conditions.


(\*2) Measured at the specified output pins.

### **MEASURING CIRCUIT 3**




- \*1: Input logic circuit to determine the specified measuring conditions.
- \*2: Measured at the specified output pins.

### **MEASURING CIRCUIT 4**



### MEASURING CIRCUIT 5




\*1: Input logic circuit to determine the specified measuring conditions.

# • AC characteristics (external interrput)

( $V_{DD}$ =1.8 to 3.6V,  $V_{SS}$ =0V, Ta=-40 to +85°C, unless otherwise specified)

		, ,				
Parameter	Symb Condition			1454		
			Min.	Тур.	Max.	Olin
External interrupt disable period	t <sub>NUL</sub>	Interruput enable (MIE=1) CPU : NOP operation	2.5 x sysclk	-	3.5 x sysclk	φ



### • AC charctoristics (synchronous serial port)


 $(V_{DD}=1.8 \text{ to } 3.6\text{V}, V_{SS}=0\text{V}, \text{ Ta}=-40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified})$ 

	(VDD-1.0	5 10 3.6V, V <sub>SS</sub> =UV, Ta=-40	10 100 C,	uniess on	iciwise sp	ecilieu)
Parameter	Symbol	Conditon		Rating		- Unit
- Farameter	Symbol	Conditon	Min.	Тур.	Max.	Olin
SCK input cycle		High-speed oscillation is not active	10	_		μS
(slave mode)	tscyc	High-speed oscillation is active	500	_	-	ns
SCK output cycle (master mode)	t <sub>scyc</sub>	Γ	_	SCK*1		S
SCK input pulse width	t <sub>sw</sub>	High-speed oscillation is not active	4		_	μS
(slave mode)	tsw	High-speed oscillation is active	200		-	ns
SCK output pulse width (master mode)	t <sub>SW</sub>	-	tscyc ×0.4	tscyc ×0.5	tscyc ×0.6	s
SOUT output delay time (slave mode)	t <sub>SD</sub>	-	-	(-)	180	ns
SOUT output delay time (master mode)	t <sub>SD</sub>			72	80	ns
SIN input Setup time (slave mode)	t <sub>ss</sub>	0	50	_	_	ns
SINinput Hold time	t <sub>SH</sub>	·X·	50	_	-	ns

<sup>\*1 :</sup> The clock period which is selected by the below registers(min:250ns@ regularly, min:500ns@P02,P22 is used)

In case of SSIO : S0CK2-0 of serial port 0 mode register(SIO0MOD).

In case of SSIOF: SF0BR9-0 of SIOF0 port register(SF0BRR)



• AC characteristics (I<sup>2</sup>C Bus interface : Standard mode 100kHz)

( $V_{DD}$ =1.8 to 3.6V,  $V_{SS}$ =0V, Ta=-40 to +85°C, unless otherwise specified)


Parameter	Symbo	Condition	Rating			Unit
Farameter	I	Condition	Min.	Тур.	Max.	Olin
SCL clock frequency	f <sub>SCL</sub>	_	0	_	100	kHz
SCL hold time (Start/restart condition)	t <sub>HD:STA</sub>	_	4.0	_		μS
SCL"L" level time	$t_{LOW}$	_	4.7	_		μs
SCL"H" level time	t <sub>HIGH</sub>	_	4.0	7		μS
SCL setup time (restart condition)	t <sub>SU:STA</sub>	_	4.7		_	μS
SDA hold time	t <sub>HD:DAT</sub>	_	0		3.45	μS
SDA setup time	t <sub>SU:DAT</sub>	_	0.25	)-	_	μS
SDA setup time (stop condition)	t <sub>su:sto</sub>	-	4.0	-	-	μS
Bus-free time	t <sub>BUF</sub>	-	4.7	(-(		μS

• AC characteristics (I<sup>2</sup>C bus interface : fast mode 400kHz)

( $V_{DD}$ =1.8 to 3.6V,  $V_{SS}$ =0V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbo	Condition	7		Unit	
Farameter	l		Min.	Тур.	Max.	Offic
SCL clock frequency	f <sub>SCL</sub>		0	_	400	kHz
SCLhold time (start/restart condition)	thd:sta	-	0.6	_	1	μS
SCL"L" level time	tLOW	_	1.3	_	ı	μS
SCL"H" level time	t <sub>HIGH</sub>	-	0.6	_	_	μS
SCL setup time (restart condition)	t <sub>SU:STA</sub>	-	0.6	_	1	μS
SDA hold time	thd:DAT	-	0	_	0.9*1	μS
SDA setup time	t <sub>SU:DAT</sub>	_	0.1	_	_	μS
SDA setup time (stop condition)	t <sub>su:sto</sub>	-	0.6	_	-	μS
Bus-free time	t <sub>BUF</sub>	_	1.3	_	-	μS


Only at the time of SYSCLK=16MHz.




### AC characteristics (RC-ADC)

		.0°5.0v, v <sub>SS</sub> =0v, 1a=-40°+	00 O, um	Rating	Wide apec	
Parameter	Symbol	Condition	Min.	Тур.	Max.	unit
Resister for oscillation	RS0,RS1,RT 0,RT0-1,RT1	_	1	_	400	kΩ
Oscillation frequency	f <sub>OSC1_0</sub>	Resister for oscillation =1kΩ	_	528		kHz
$V_{DD} = 3.0V$ $CVR=820pF$	f <sub>OSC2_0</sub>	Resister for oscillation =10kΩ	_	59		kHz
CS=560pF	fosc3_0	Resister for oscillation =100kΩ	-	5.9	-	kHz
RS to RT oscillation	Kf1_0	RT0, RT0-1, RT1=1kΩ	8.225	8.94	9.655	_
frequency ratio *1  V <sub>DD</sub> = 3.0V  CVR=820pF  CS=560pF	Kf2_0	RT0, RT0-1, RT1=10kΩ	0.99	1	1.01	_
	Kf3_0	RT0, RT0-1, RT1=100kΩ	0.093	0.101	0.109	_

<sup>\*1:</sup> Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.





(\*1) Input logic circuit to determine the specified measuring conditions.

### [Note]

- •Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.
- When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please shield the signal by  $V_{SS}(GND)$ .
- •Please make wiring to components (capacitor, resisteor and etc.) necessory for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have



• AC characteristics (Low speed clock output)

Danamatan	0	Condition		Unit		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Offic
Clock output frequency	tclk	-	-	32.768	-	kHz




### • Electrical Characteristics of SA-ADC


 $(V_{DD}=1.8\sim3.6V, V_{SS}=0V, Ta=-40\sim+85$ °C, unless otherwise specified)

Davamatar	Symbol	Condition	Rating			l lmit
Parameter		Condition	Min.	Тур.	Max.	Unit
Resolution	n	12 -		-	bit	
Integral non-linearity error	INL	$2.7V \le V_{REF} \le 3.6V$	-4	_	+4	
		$2.2V \le V_{REF} \le 2.7V$	-6	1	+6	
		$1.8V \le V_{REF} \le 2.2V$	-10	) –	+10	
		(using Low-speed clock)			+10	
Differential non-linearity error	DNL	$2.7V \leq V_{REF} \leq 3.6V$	-3	-	+3	
		$2.2V \le V_{REF} \le 2.7V$	-5	- (	+5	
		$1.8V \le V_{REF} \le 2.2V$	-9		+9	1.00
		(using Low-speed clock)	_g		+9	LSB
Zero-scale error	V <sub>OFF</sub>	$2.2V \leq V_{REF} \leq 3.6V$	-6	<u> </u>	+6	
		1.8V ≤ V <sub>REF</sub> < 2.2V	-10		.10	
		(using Low-speed clock)	-10		+10	
Full-scale error	FSE	$2.2V \le V_{REF} \le 3.6V$	-6	-	+6	
		$1.8V \le V_{REF} \le 2.2V$	-10		+10	
		(using Low-speed clock)	-10		+10	
Input impidance	RI				5k	Ω
Reference voltage	$V_{REF}$		1.8		$V_{DD}$	٧
Conversion time	t <sub>CONV</sub>	Using High-speed clock(max 4MHz)	_	170	_	clk
		Using Low-speed clock	_	16	_	O.IIV

# Measuring circuit



Power-on and shutdown Procedures
 In case of power-on or shutdown of V<sub>DD</sub>, the procedures and constraints are shown as following.




Power down/on and power on reset sequence

Note:

If VDDL level is 100mV or more over, reset the IC by RESET\_N pin after power-on.



# ■ APPLICATION CIRCUIT EXAMPLE



<sup>\*:</sup> Make a decision the parameters after evaluating on an user's conditions when designing circuits for mass production.

### ■ REVISION HISTORY

Document No.	Date	Page		Description			
		Previous Edition	Current Edition			2	
PEDL620Q416A-01	Apr.22.2016	_	_	Preliminary Edition 1	7		4
FEDL620Q416A-01	Jan. 5 2017	_	_	Final Edition 1			



### **Notes**

- 1) The information contained herein is subject to change without notice.
- 2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
- 3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2016-2017 LAPIS Semiconductor Co., Ltd.

# LAPIS Semiconductor Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-semi.com/en/