

Cache specification

4 way SA



p.a = 32 bits

$$1 \text{ word} = 4B = 2^2 B \Rightarrow W.O = 2$$

$$1 \text{ block} = 64B = 16 \text{ words} = 2^4 \text{ words} \Rightarrow B.O. = 4$$

$$128 \text{ sets} \Rightarrow \frac{128}{4} = 32 = 2^5 \text{ sets} \Rightarrow \text{index} = 5$$

$$32 - 5 - 4 - 2 = 21$$



FSM

States + codification

IBLE = 3'b 000

READ_HIT = 3'b 001


READ_MISS = 3'b 010

WRITE_HIT = 3'b 011

WRITE_MISS = 3'b 100


EVICT = 3'b 101

ALLOCATE = 3'b 110




Cache Pime

TAG register (b-ff)



X tag-size

VALID register



-> tot cu a-ff ne calculăm și BIRTY bit și DATA register

Cache controller

