



# AN805: Si446x Wireless MBUS Receiver

---

This application note describes how to create a wireless MBUS-compliant device using Silicon Labs Si4461/63/64 cost-efficient, high-performance EZRadioPRO® RF transceiver and EZR32 wireless MCU family. It does not cover the duty cycle and other timing requirements of the standard; rather, it focuses on the RF-related requirements of the prEN 13757-4 rev:2013 wireless MBUS standard, unless noted otherwise. The RF measurements listed in this application note were performed on the 4461-868-PDK development kit using the Wireless Development Suite. Refer to [2.6 Radio Link Requirements for Mode F](#) for more details.

## KEY POINTS

- Silicon Labs Si446x high-performance RF transceivers support all the WMBUS modes, including S, T, R, C, F and various N modes
- The EZRadioPRO® transceivers meet WMBUS specifications

## 1. Summary

Table 1.1 Measured Sensitivity for 80% PER on page 1 summarizes the measured sensitivity for 80% PER and indicates that the radio meets the given MBUS mode specification.

**Table 1.1. Measured Sensitivity for 80% PER**

	Mode	Parameter	Measurement Results	Comment
1	S1,S2	Sensitivity	–110 dBm	Meets MBUS Specifications
		freq. offset, data rate,   deviation corners	Meets all Corners	
2	T1, T2	Sensitivity	–106 dBm	Meets MBUS Specifications
		freq. offset, data rate, deviation corners	Meets all Corners	
3	R2	Sensitivity	–117 dBm	Meets MBUS Specifications
		freq. offset, data rate, deviation corners	Meets all Corners	
4	C	Sensitivity	–110 dBm (Meter to other) –113 dBm (Other to meter)	Meets MBUS Specifications
		freq. offset, data rate, deviation corners	Meets All Corners	
5	N(1,2) <sub>a/b/e/f</sub>	Sensitivity	–122 dBm	Meets MBUS Specifications <sup>1, 2</sup>
		freq. offset, data rate, deviation corners	Meets All Corners	
6	N(1,2) <sub>c/d</sub>	Sensitivity	–120.5 dBm	Meets MBUS Specifications <sup>2</sup>
		freq. offset, data rate, deviation corners	Meets all Corners	
7		Sensitivity	–113 dBm	Meets MBUS Specifications
N2g		freq. offset, data rate, deviation corners	Meets all corners	
8	F	Sensitivity	–117 dBm	Meets MBUS Specifications
		freq. offset, data rate, deviation corners	Meets all corners with longer wake-up window	

**Note:**

1. 2.4 kHz deviation is used for the measurement according to the prEN 13757-4:2013 draft version of the standard.
2. The deviation offset tolerances were measured according to the prEN 13757-4:2013 draft version of the standard.

## 2. Wireless MBUS Standard

The Wireless MBUS standard (EN 13757-4) specifies two kinds of devices: “Meters” and “Others” (mobile readout devices, data collectors, etc.). The standard also defines several types of communication between devices:

- Mode S (“Stationary mode”):
  - Mode S1: unidirectional link from the Meter to the Other device
  - Mode S1m: unidirectional link from the Meter to the Other device
  - Mode S2: bidirectional communication between the Meter and Other device
- Mode T (“Frequent transmit mode”):
  - Mode T1: unidirectional link from the Meter to the Other device
  - Mode T2: bidirectional link from the Meter to the Other device
- Mode R (“Frequent receive mode”): special, multipchannel receiving mode
  - Mode R2: bidirectional link from Meter to Other device
- Mode C (“Compact Mode”):
  - Mode C1: unidirectional link from the Meter to the Other device
  - Mode C2: bidirectional link from the Meter to the Other device
- Mode N (“Narrowband VHF Mode”):
  - Mode N1a-g: unidirectional link from the Meter to the Other device
  - Mode N2a-g: bidirectional link from the Meter to the Other device
- Mode F: protocol using routers

The following tables list the radio requirements for the transmitter and receiver for Mode S, T, R, C, N, and F devices.

## 2.1 Radio Link Requirements for Mode S

Table 2.1. Transmitter Requirements for Mode S

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
Center Fre- quency (Transmit Only Meter, S1-Sub- Mode)			868.25	868.30	868.35	MHz	$\sim 60 \times 10^{-6}$ (ppm)
Center Fre- quency (Other and S2- Mode)			868.278	868.300	868.322	MHz	$\sim 25 \times 10^{-6}$ (ppm)
FSK Deviation			$\pm 40$	$\pm 50$	$\pm 80$	kHz	
Chip Rate Transmit		$f_{\text{chip}}$	—	32.768	—	kcps	
Chip Rate Tol- erance			—	—	$\pm 1.5$	%	
Digital Bit Jit- ter <sup>1</sup>			—	—	$\pm 3$	$\mu\text{s}$	
Data Rate (Manchester) <sup>2</sup>			—	$f_{\text{chip}} \times 1/2$	—	bps	
Preamble Length Includ- ing Bit/ Byte Sync, Both Directions	S2, S1-M		48	—	—	chips	
Preamble Length Includ- ing Bit/byte Sync	S1	PL	576	—	—	chips	Optional for S2
Postamble (Trailer) Length <sup>3</sup>			2	—	8	chips	
Response De- lay <sup>4</sup> (Other To Me- ter Communi- cation)		$t_{\text{RO}}$	3	—	50	ms	
FAC Transmis- sion Delay <sup>5, 6</sup>	S2	$t_{\text{TXD}}$	$N \times 1000 - 0.5$	$N \times 1000$	$N \times 1000 + 0.5$	ms	$N = 2,3,4,\text{or } 5$
FAC Time Out <sup>7</sup>	S2	$t_{\text{TO}}$	25	—	30	s	

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
----------------	------	-----	-----	-----	-----	------	------

**Note:**

1. The bit jitter shall be measured at the output of the microcontroller or encoder circuit.
2. Each bit shall be coded as two chips (Manchester encoding).
3. The postamble (trailer) shall consist of  $n = 1$  to 4 “ones”, i.e., the chip sequence is  $n \times (01)$ .
4. Response delay: After transmitting a frame in S2-mode, the receiver shall be ready for the reception of a response in a time shorter than the minimum response delay and shall be receiving at least for the duration of the maximum response delay.
5. FAC Transmission delay describes the time by which a meter shall delay the first response to a received message from another device referred to in its last transmission. This delay shall also be applied between the first response of the meter and the next repeated response of the meter and all following repeated responses during the Frequent Access Cycle (FAC). The reference time point shall be the end of preamble (end of sync sequence) of the meter transmission. For timing diagrams, see Appendix E.
6. The selected timeslot, N, shall be the same throughout the Frequent Access Cycle.
7. FAC Time out: is the time period between the last successful reception of a frame from the Other Device during the Frequent Access Cycle (FAC) and the moment where the repetition of the last response of the Meter shall be stopped (end of Frequent Access Cycle).

Table 2.2. Receiver Requirements for Mode S

Characteristic	Class	Sym	Min	Typ	Max	Unit
----------------	-------	-----	-----	-----	-----	------

Sensitivity (BER < $10^2$ ) or (PER < 0.8) <sup>1</sup>	H <sub>R</sub>	P <sub>o</sub>	−100	−105	—	dBm
Blocking Performance <sup>2</sup>	L <sub>R</sub>		3	—	—	Category
Blocking Performance <sup>2, 3</sup>	M <sub>R</sub>		2	—	—	Category
Blocking Performance <sup>23, 4</sup>	H <sub>R</sub>		2	—	—	Category
Acceptable Chip Rate Tolerance		D <sub>fchip</sub>	—	—	± 2	%
Chip rate (Meter)		f <sub>chip</sub>	—	32,768	—	kcps

**Note:**

1. At a frame size of 20 bytes.
2. Receiver category according to ETSI En 300 220-1, V2, 4, 1:2012, 4.1.1.
3. Additional requirement for class MR and class HR receivers: The equipment shall meet the immunity requirements as specified in ETSI EN 301 489-1, V1.9.2: 2011, 9.2.
4. Additional requirement for class HR receivers: Adjacent band selectivity shall be 40 dB when measured according to ETSI EN 300 220-1, v2.4.1: 2012, 8.3.

## 2.2 Radio Link Requirements for Mode T

Table 2.3. Transmitter Requirements for Mode T

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
Center Frequency (Meter to Other)	T1,T2		868.90	868.95	869.00	MHz	$\sim 60 \times 10^{-6}$ (ppm)
Center Frequency (Other to Meter)	T2		868.278	868.300	868.322	MHz	$\sim 25 \times 10^{-6}$ (ppm)
FSK Deviation (Meter to Other)	T1,T2		$\pm 40$	$\pm 50$	$\pm 80$	kHz	
FSK Deviation (Other to Meter)	T2		$\pm 40$	$\pm 50$	$\pm 80$	kHz	
Chip Rate Transmit (Meter to Other)	T1,T2	$f_{\text{chip}}$	90	100	110	kcps	
Rate Variation within Header + Frame (Meter)	T1,T2	$D_{\text{fchip}}$	—	0	$\pm 1$	%	
Data Rate <sup>1</sup> (Meter to Other, 3 out of 6 Encoding)	T1,T2		—	$f_{\text{chip}} \times 2/3$	—	bps	
Chip Rate Transmit (Other to Meter)	T2		—	32.768	—	kcps	
Chip Rate Tolerance (Other to Meter)	T2		—	—	$\pm 1.5$	%	
Digital Bit Jitter <sup>1</sup>	T2		—	—	$\pm 3$	us	
Data Rate (Other to Meter, Manchester) <sup>2</sup>	T2		—	$f_{\text{chip}} \times 1/2$	—	bps	
Preamble Length Including Bit / Byte Sync Both Directions	T1,T2	PL	48	—	—	chips	
Postamble (Trailer) Length <sup>3</sup>	T1,T2		2	—	8	chips	

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
Response Delay <sup>4</sup> (Other to Meter Communication)	T2	$t_{RO}$	2	—	3	ms	
FAC Transmission Delay <sup>5, 6</sup>	T2	$t_{TXD}$	$N \times 1000 - 0.5$	$N \times 1000$	$N \times 1000 + 0.5$	ms	$N = 2, 3, 4, \text{ or } 5$
FAC Time Out <sup>7</sup>	T2	$t_{TO}$	25	—	30	s	

**Note:**

- Each nibble (4 bits) shall be coded as six chips.
- The bit jitter shall be measured at the output of the microprocessor or encoder circuit.
- The postamble (trailer) shall consist of at least two alternating chips. If the last chip of the CRC was a zero, then the minimum postamble shall be "10"; otherwise, it shall be "01".
- Response delay: after transmitting a frame including the postamble, the receiver shall be ready for the reception of a response in a time shorter than the minimum response delay. After transmitting a frame, the receiver shall listen for a possible response for at least the maximum response delay.
- FAC Transmission delay describes the time by which a meter shall delay the first response to a received message from another device referred to in its last transmission. This delay shall also be applied between the first response of the meter and the next repeated response of the meter and all following repeated responses during the Frequent Access Cycle (FAC). The reference time point shall be the end of preamble (end of sync sequence) of the meter transmission.
- The selected timeslot, N, shall be the same throughout the Frequent Access Cycle.
- FAC Time out is the time period between the last successful reception of a frame from the other device during the Frequent Access Cycle (FAC) and the moment when the repetition of the last response of the meter shall be stopped (end of Frequent Access Cycle).

**Table 2.4. Receiver Requirements for Mode T**

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Sensitivity (BER < 10 <sup>-2</sup> ) or (PER < 0,8) <sup>1</sup>	H <sub>R</sub>	P <sub>o</sub>	-100	-105	—	dBm	
Blocking Performance <sup>2</sup>	L <sub>R</sub>		—	3	—	Category	
Blocking Performance <sup>2, 3</sup>	M <sub>R</sub>		—	2	—	Category	
Blocking Performance <sup>23, 4</sup>	H <sub>R</sub>		—	2	—	Category	
Acceptable Header Chip Rate Range: (Other)	T1, T2	$f_{chip}$	88	100	112	kcps	~± 12%
Acceptable Chip Rate Variation During Header and Frame: (Other)	T1, T2	$D_{fchip}$	—	0	±2	%	
Acceptable Chip Rate Tolerance	T2	$D_{fchip}$	—		±2	%	

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Chip Rate (Meter)	T2	$f_{\text{chip}}$	—	32,768	—	kcps	
Acceptable chip rate tolerance (meter)	T2	Dfchip2	—	0	$\pm 2$	%	—

**Note:**

1. At a frame size of 20 bytes.
2. Receiver category according to ETSI EN 300 220-1, V2.4.1:2012, 4.1.1.
3. Additional requirement for class MR and class HR receivers: The equipment shall meet the immunity requirements as specified in ETSI EN 301 489-1, V1.9.2: 2011, 9.2.
4. Additional requirement for class HR receivers: Adjacent band selectivity shall be  $\geq 40$  dB when measured according to ETSI EN 300 220-1, V2.4.1: 2012, 8.3.



## 2.3 Radio Link Requirements for Mode R2

**Table 2.5. Transmitter Requirements for Mode R2**

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
Center Fre- quency (Other)			—	868.33	—	MHz	
Center Fre- quency (Meter)			—	$868.030 + n \times 0.06$	—	MHz	
Frequency Tol- erance (Meter/ Other)			—	0	$\pm 17$		$\sim 20 \times 10^{-6}$ (ppm)
FSK Deviation			$\pm 4.8$	$\pm 6$	$\pm 7.2$	kHz	
Chip Rate (Wakeup and Communica- tions)		$f_{\text{chip}}$	—	4.8		kcps	
Chip rate Tol- erance  (Wakeup and Communica- tions)			—	—	$\pm 1.5$	%	
Digital Bit Jit- ter <sup>1</sup>			—	—	$\pm 15$	us	
Data rate (Manchester) <sup>2</sup>			—	$f_{\text{chip}} \times 1/2$	—	bps	
Preamble Length Includ- ing Bit / Byte Sync	PL		96	—	—	chips	
Postamble (Trailer) Length <sup>3</sup>			2	—	8	chips	
Response De- lay <sup>4</sup> (Other to Meter Commu- nication)		$t_{\text{RO}}$	3	—	50	ms	
Response De- lay <sup>4</sup> (Meter to Other Commu- nication)		$t_{\text{RM}}$	10	—	10000	ms	
FAC Transmis- sion Delay <sup>5, 6</sup>	R2	$t_{\text{TXD}}$	$N \times 1000 - 1$	$N \times 1000$	$N \times 1000 + 1$	ms	$N=12,13,14, \text{ or } 15$
FAC Time Out <sup>7</sup>	R2	$t_{\text{TO}}$	25	—	30	s	

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
----------------	------	-----	-----	-----	-----	------	------

**Note:**

1. The bit jitter shall be measured at the output of the micro-controller or encoder circuit.
2. Each bit shall be coded as two chips (Manchester encoding).
3. The postamble (trailer) shall consist of  $n = 1$  to 4 “ones”, i.e., the chip sequence is  $n \times (01)$ .
4. Response delay: after transmitting a frame, the receiver shall be ready for the reception of a response in a time shorter than the minimum response delay and shall receive at least for the duration of the maximum response delay.
5. FAC Transmission delay describes the time by which a meter shall delay the first response to a received message from another device referring to its last transmission. This delay shall also be applied between the first response of the meter and the next repeated response of the meter and all following repeated responses during the Frequent Access Cycle (FAC). The reference time point shall be the end of preamble (end of sync sequence) of the meter transmission.
6. The selected timeslot,  $N$ , shall be the same throughout the Frequent Access Cycle.
7. FAC Time out is the time period between the last successful reception of a frame from the other device during the Frequent Access Cycle (FAC) and the moment where the repetition of the last response of the meter shall be stopped (end of Frequent Access Cycle).

**Table 2.6. Receiver Requirements for Mode R2**

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Sensitivity (BER < $10^{-2}$ ) or (PER < 0,8) <sup>1</sup>	H <sub>R</sub>	P <sub>o</sub>	-105	-110	—	dBm	
Blocking performance <sup>2</sup>	L <sub>R</sub>		—	3	—	Category	
Blocking performance <sup>2,3</sup>	M <sub>R</sub>		—	2	—	Category	
Blocking performance <sup>2,3,4</sup>	H <sub>R</sub>		—	2	—	Category	
Acceptable Chip rate variation during header and frame		D <sub>fchip</sub>	—	—	±0.2	%	
Acceptable chip rate range		f <sub>chip</sub>	4.7	4.8	4.9	kcps	~ ±2%

**Note:**

1. At a frame size of 20 bytes.
2. Receiver category according to ETSI EN 300 220-1, V2.4.1:2012, 4.1.1.
3. Additional requirement for class MR and class HR receivers: The equipment shall meet the immunity requirements as specified in ETSI EN 301 489-1, V1.9.2: 2011, 9.2.
4. Additional requirement for class HR receivers: Adjacent band selectivity shall be >40 dB when measured according to ETSI EN 300 220-1, V2.4.1: 2012, 8.3.

## 2.4 Radio Link Requirements for Mode C

**Table 2.7. Transmitter Requirements for Mode C**

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
Center Fre- quency (Meter to Oth- er)	C1,C2		868.928	868.95	868.972	MHz	~ 25 x 10 <sup>-6</sup> (ppm)
Centre Fre- quency (Other to Meter)	C2		869.503	869.525	869.547	MHz	~ 25 x 10 <sup>-6</sup> (ppm)
FSK Deviation (Meter to Oth- er)	C1,C2		±43	±45	±47	kHz	
GFSK Devia- tion (Other to Meter)	C2		±23	±25	±27	kHz	
GFSK Relative Bandwidth	C2	BT	—	0.5	—		
Chip Rate (Meter to Oth- er)	C1,C2	$f_{\text{chip}}$	—	100	—	kcps	
Chip Rate (Other to Me- ter)	C2	$f_{\text{chip}}$	—	50	—	kcps	
Chip Rate Tol- erance	C1,C2	$D_{\text{fchip}}$	—	—	100	ppm	
Data Rate <sup>1</sup>	C1,C2		—	$f_{\text{chip}}$	—	bps	
Preamble Length	C1,C2	PL	—	32	—	chips	
Synchroniza- tion Length	C1,C2	SL	—	32	—	chips	
Fast Response Delay <sup>2, 3, 4</sup>	C2	$t_{\text{RO}}$	90	—	91	ms	
Slow Re- sponse Delay 2, 3, 4  (Other to Meter Communica- tion)	C2	$t_{\text{RO\_slow}}$	1000	—	1001	ms	
Fast Response Delay (De- fault) <sup>2, 3</sup>  (Meter to Other Communica- tion)	C2	$t_{\text{RM}}$	90	—	91	ms	

Characteristic	Mode	Sym	Min	Typ	Max	Unit	Note
Slow Response Delay <sup>2, 3</sup>  (Meter to Other Communication)	C2	$t_{RM\_slow}$	1000	—	1001	ms	
FAC Transmission Delay <sup>5, 6</sup>	C2	$t_{TxD}$	$N \times 1000 - 0,5$	$N \times 1000$	$N \times 1000 + 0,5$	ms	$N=2,3,4$ or $5$
FAC Time Out <sup>7</sup>	C2	$t_{TO}$	25	—	30	s	

**Note:**

1. All bits are NRZ coded.
2. Response delay: after transmitting a frame including the postamble, the receiver shall be ready for the reception of a response in a time shorter than the minimum response delay. After transmitting a frame, the receiver shall listen for a possible response for at least a maximum response delay.
3. The use of slow or fast response delay is specified in the “Communication Control Field” of the extended link layer. If an extended link layer is not included in the frame, the default response delay shall be used.
4. If the frame is repeated, the other end shall instead use a shorter response delay ( $t_{RR}$  or  $t_{RR\_slow}$ ) being 75 ms shorter than the corresponding  $t_{RO}$  or  $t_{RO\_slow}$ . This enables bidirectional communication to be repeated without loss of communication speed. The frame from meter to other shall be repeated with a delay of less than 5 ms ( $t_{DR}$ ).
5. FAC Transmission delay describes the time by which a meter shall delay the first response to a received message from another device referring to its last transmission. This delay shall also be applied between the first response of the meter and the next repeated response of the meter and all following repeated responses during the Frequent Access Cycle (FAC). The reference time point shall be the end of preamble (end of sync sequence) of the meter transmission.
6. The selected timeslot, N, shall be the same throughout the Frequent Access Cycle.
7. FAC Time out is the time period between the last successful reception of a frame from the other device during the Frequent Access Cycle (FAC) and the moment when the repetition of the last response of the meter shall be stopped (end of Frequent Access Cycle).

**Table 2.8. Receiver Requirements for Mode C**

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Sensitivity (BER < $10^{-2}$ ) or (PER < 0.8) (Other Device)	H <sub>R</sub>	P <sub>0</sub>	-100	-105	—	dBm	
Sensitivity (BER < $10^{-2}$ ) or (PER < 0.8) (Meter) <sup>1</sup>	H <sub>R</sub>	P <sub>0</sub>	—	-95	—	dBm	
Blocking Performances <sup>2, 3, 4</sup>	H <sub>R</sub>		—	2	—	Category	

**Note:**

1. At a frame size of 20 bytes.
2. Receiver category according to ETSI EN 300 220-1, V2.4.1:2012, 4.1.1.
3. Additional requirement for class MR and class HR receivers: The equipment shall meet the immunity requirements as specified in ETSI EN 301 489-1, V1.9.2: 2011, 9.2.
4. Additional requirement for class HR receivers: Adjacent band selectivity shall be >40 dB when measured according to ETSI EN 300 220-1, V2.4.1: 2012, 8.3.

## 2.5 Radio Link Requirements for Mode N

**Table 2.9. Link Parameters for Mode N**

Mode	Channel <sup>1, 2</sup>	Center Frequency (MHz)	Channel Spacing (kHz)	GFSK (kbps)	4GMSK (kbps)	Frequency Tolerance ( $\pm$ kHz)
N1a, N2a <sup>3</sup>	1a	169,406,250	12,5	4,8		1,5
N1b, N2b <sup>3</sup>	1b	169,418,750	12,5	4,8		1,5
N1c, N2c	2a	169,431,250	12,5	2,4		2,0
N1d, N2d	2b	169,443,750	12,5	2,4		2,0
N1a, N2a <sup>3</sup>	3a	169,456,250	12,5	4,8		1,5
N1b, N2b <sup>3</sup>	3b	169,468,750	12,5	4,8		1,5
N2g	0 <sup>4</sup>	169,437,500	50		19,2	2,5
a	1	169,412,500	25			
a	2	169,437,500	25			
a	3	169,462,500	25			

**Note:**

1. These channels are optional and reserved for future use or national specific use.
2. Channel designation according to EU commission decision 2005/928/EC.
3. 2.4 kHz deviation is used for the measurement according to the prEN 13757-4:2013 draft version of the standard.
4. This channel may be used for multi-hop transmission of meter data as specified in EN 13757-5. The duty cycle for transmission from the meter shall be limited to 0.02% in this channel.

**Table 2.10. Mode N, Modulation and Timing**

Characteristic	Data Rate	Sym	Min	Typ	Max	Unit	Note
GFSK Modulation (modulation index 2.0)	2,4 kbps		$\pm 1.68$	$\pm 2.4$	$\pm 3.12$	kHz	70-130 % of nominal deviation <sup>1</sup>
GFSK Modulation (modulation index 1.0)	4.8 kbps		$\pm 1.68$	$\pm 2.4$	$\pm 3.12$	kHz	70-130 % of nominal deviation <sup>1</sup>
4GFSK Modulation (modulation index 0.5)	19.2 kbps			-7.2, -2.4, +2.4, +7.2		kHz	
4GFSK peak modulation	19.2 kbps		$\pm 5.04$		$\pm 9.36$	kHz	70-130 % of nominal deviation <sup>1</sup>
GFSK/4GFSK relative bandwidth	All	BT		0.5			
Bit/symbol rate tolerance	All				$\pm 100$	ppm	
Preamble length	All	PL	16		16	bits or symbols	

Characteristic	Data Rate	Sym	Min	Typ	Max	Unit	Note
Synchronisation length	All	SL	16		16	bits or symbols	
Postamble (trailer) length	All			0		bits or symbols	
Fast response delay <sup>2</sup> (Other Device to Meter)	All	$t_{RO}$	99.5	100	100.5	ms	
Slow response delay <sup>2</sup> (Other Device to Meter)	2.4 kbps 4.8 kbps 19.2 kbps	$t_{RO\_slow}$	2 099,5 1 099,5 1 099,5		2 100,5 1 100,5 1 100,5	ms	
FAC transmission delay (N2a to N2f) <sup>3, 4</sup>	2.4 kbps 4.8 kbps	$t_{TXD}$	$N \times 1\,000 - 0.5$	$N \times 1\,000$	$N \times 1\,000 + 0.5$	ms	$N=5,7$ or $13$
FAC transmission delay (N2g only) <sup>3, 4</sup>	19.2 kbps	$t_{TXD}$	$N \times 1\,000 - 0.5$	$N \times 1\,000$	$N \times 1\,000 + 0.5$	ms	$N=2,3$ or $5$
FAC time out <sup>5</sup>	All	$t_{TO}$	25		30	s	

**Note:**

1. Measured in centre of outer symbol (frequency vs. time eye opening) transmitting PN9 sequence, min./max. based on rms error value.
2. The transmitter shall start transmitting the preamble within this time delay after last bit of received frame. The use of slow or fast response delay is specified in the "Communication Control Field" of the Extended Link Layer – refer to 12.2.2.3. For timing diagrams see Annex E. If an Extended Link Layer is not included in the frame, the default response delay shall be used.
3. FAC Transmission delay: describes the duration which a Meter shall delay the first response to a received message from an Other Device referred to its last transmission. This delay shall also be applied between the first response of the Meter and the next repeated response of the Meter and all following repeated responses during the Frequent Access Cycle (FAC). The reference time point shall be the end of preamble (end of sync sequence) of the Meter transmission.
4. The selected timeslot N shall be the same throughout the Frequent Access Cycle.
5. FAC Time out: is the time period between the last successful reception of a frame from the Other Device during the Frequent Access Cycle (FAC) and the moment where the repetition of the last response of the Meter shall be stopped (end of Frequent Access Cycle).

**Table 2.11. Mode N, Receiver**

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Sensitivity (BER $<10^{-2}$ ) or (PER $<0.8$ ) <sup>1</sup> (Other Device /Meter) GFSK	H <sub>R</sub>	P <sub>O</sub>	-115	-123		dBm	2.4 kbps
Sensitivity (BER $<10^{-2}$ ) or (PER $<0.8$ ) <sup>1</sup> (Other Device /Meter) GFSK	H <sub>R</sub>	P <sub>O</sub>	-112	-120		dBm	4.8 kbps

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Sensitivity (BER <10 <sup>-2</sup> ) or (PER <0.8) <sup>1</sup> (Other Device /Meter) 4GFSK	H <sub>R</sub>	P <sub>O</sub>	-104	-107		dBm	19.2 kbps
Blocking Performance <sup>2</sup>	L <sub>R</sub>		3			Category	
Blocking Performance <sup>2, 3</sup>	M <sub>R</sub>		2			Category	
Blocking Performance <sup>2, 3, 4</sup>	H <sub>R</sub>		2			Category	

**Note:**

1. At a frame size of 20 bytes.
2. Receiver category according to ETSI EN 300 220-1, V2.4.1:2012; 4.1.1.
3. Additional requirements for Class MR and Class HR receivers: The equipment shall meet the immunity requirements as specified in ETSI EN 301 489-1, V1.9.2:2011, 9.2.
4. Additional requirement for Class HR receivers: Adjacent band selectivity shall be > 40 dB when measured according to ETSI EN 300 220-1, V2.4.1:2012, 8.3.

## 2.6 Radio Link Requirements for Mode F

Table 2.12. Mode F, Transmitter Parameters

Characteristic	Sym	Mode	Min	Typ	Max	Unit	Note
Centre frequency		All	433,813	433,82	433,827	MHz	16 ppm
FSK Deviation <sup>a</sup>		F2, F2-m	±4.8	±5.5	±7.0	kHz	
Data rate		F2, F2-m		2,4		kcps	
Data rate tolerance		All			±100	ppm	
Response delay (Meter to Other Device) <sup>b</sup>	$t_{RM}$	F2-m	3	50	4 000	ms	
Fast response delay (Other Device to Meter) <sup>c d</sup>	$t_{RO}$	F2	99.5	100	100.5	ms	
Slow response delay (Other Device to Meter) <sup>c d</sup>	$t_{RO\_slow}$	F2	999.5	1 000	1 000.5	ms	
FAC transmission delay <sup>e f</sup>	$t_{TXD}$	F2	Nx1 000	Nx1 000	Nx1 000	ms	N=5,7 or 13
			−0.5		+0.5		
FAC time out <sup>g</sup>	$t_{TO}$	F2	25		30	s	

**Note:**

<sup>a</sup> 75–125% of nominal deviation measured in centre of chip (frequency vs. time eye opening) transmitting a 9 bit pseudo-random (PN9) sequence, min/max based on the root-mean-square (rms) error value selected.

<sup>b</sup> The time a Meter shall delay the response to a required message from an Other Device.

<sup>c</sup> After receiving a frame the responding unit shall start the transmission of preamble after the specified response delay. The response delay is measured from the reception time of the last bit of the frame. For timing diagrams see Annex E.

<sup>d</sup> The use of slow or fast response delay is specified in the “Communication Control Field” of the Extended Link Layer—refer to 12.2.2.3. For timing diagrams see Annex E. If an Extended Link Layer is not included in the frame, the default response delay shall be used.

<sup>e</sup> FAC Transmission delay: This delay shall be applied between the first response of the meter and the next repeated response of the meter and all following repeated responses during the Frequent Access Cycle (FAC). The reference time point shall be the end of preamble (end of sync sequence) of the meter transmission. For timing diagrams see Annex E.

<sup>f</sup> The selected timeslot N shall be the same throughout the Frequent Access Cycle.

<sup>g</sup> FAC time out: This is the time period between the last successful reception of a frame from the Other Device during the Frequent Access Cycle (FAC) and the moment where the repetition of the last response of the Meter shall be stopped (end of Frequent Access Cycle).

If the frame is repeated (specified in the “Communication Control Field” of the Extended Link Layer—refer to 12.2.2) the Other Device shall instead use a shorter response delay ( $t_{RR}$  or  $t_{RR\_slow}$ ) being 85 ms shorter than the corresponding  $t_{RO}$  or  $t_{RO\_slow}$ . This enables bi-directional communication to be repeated without loss of communication speed. The frame from Meter to Other Device shall be repeated with a delay less than 5 ms ( $t_{DRF}$ ). For timing diagrams see Annex E.



**Table 2.13. Mode F, Receiver**

Characteristic	Class	Sym	Min	Typ	Max	Unit	Note
Sensitivity (BER <10 <sup>-2</sup> ) or (PER < 0,8)	H <sub>R</sub>	P <sub>O</sub>	−115	−117		dBm	2.4 kbps
Blocking performance	L <sub>R</sub>		3			Category	
Blocking performance	M <sub>R</sub>		2			Category	
Blocking performance	H <sub>R</sub>		2			Category	

**Note:**

1. At a frame size of 20 bytes.
2. Receiver category according to ETSI EN 300 220-1, V2.4.1:2012; 4.1.1.
3. Additional requirements for Class MR and Class HR receivers: The equipment shall meet the immunity requirements as specified in ETSI EN 301 489-1, V1.9.2:2011, 9.2.
4. Additional requirement for Class HR receivers: Adjacent band selectivity shall be > 40 dB when measured according to ETSI EN 300 220-1, V2.4.1:2012, 8.3.

### 3. Measurement Setup

The measurement setup contains a single signal generator capable of playing back predefined modulation patterns and various RF pico boards for the different frequency bands to be tested.

169 MHz	4362CPRXB169
434 MHz	4362CPRXB169
868 MHz	4362CPRXB868

All the receiver tests have been performed utilizing the on-chip packet handler. Wireless Development Suite (WDS) can be used to configure the radio for the given WMBUS modes. WDS configuration files are provided to help configure the radio for various WMBUS modes. These modes can be open in the Radio Configuration Application. Refer to *AN796: Wireless Development Suite General Description* and *AN632: WDS User's Guide for EZRadioPRO Devices* for more details regarding WDS.

Upon sync word detection, the packet handler places a predefined number of bytes into the FIFO. It also does a CRC calculation on the payload data and compares it to the received CRC bytes located at the end of the packet. If the CRC check is successful, the chip asserts its packet\_received status bit; otherwise, it will assert the CRC\_error status bit. During the measurement, a packet reception is deemed successful if the packet\_received status bit is set and is deemed unsuccessful if either the CRC\_error status bit is set (corrupted packet) or neither of the above two status bits are set (missed packet).

The test procedure for one packet is as follows:

1. Start receiver (only once at the beginning of the test).
2. Wait one packet length's worth of time.
3. Fire packet on the generator.
4. Wait one packet length's worth of time.
5. Check reception. Then go back to step #2.

Packet-related parameters:

- The preamble and sync word length are set according to the requirements of the actual MBUS mode.
- Payload length: 20 bytes
- Payload bytes: 0x0F, 0x44, 0xAE, 0x0C, 0x78, 0x56, 0x34, 0x12, 0x01, 0x07, 0x44, 0x47, 0x78, 0x0B, 0x13, 0x43, 0x65, 0x87, 0x1E, 0x6D
- CRC length: 2 bytes
- CRC polynomial: CRC-16 (IBM):  $X^{16}+X^{15}+X^2+1$

**Note:**

1. Whenever coding is required on the data, the length of the payload is adjusted accordingly.
2. In the case of Manchester coding, the payload is twice as long (40 bytes) in the air.
3. In the case of 3-out-of-6 coding, the payload is 1.5 times as long in the air (30 bytes).
4. The CRC used at the tests does not match the CRC specified in the standard. The CRC check is merely there to help qualify the packet reception.

For each mode a PER curve, sensitivity vs. frequency offset, deviation offset and DR offset curves (where applicable) are presented in the next sections. On the sensitivity curves the minimum sensitivity limit (taken from the standard) is drawn as a horizontal red line and the offset limits are drawn as vertical red lines. The traces should always travel below the horizontal lines in the region bordered by the vertical lines. Deriving the DR and deviation offset limits are straightforward from the Tx side specifications in the standard. The frequency offset limits, however, deserve a few words here.

In the standard only the Tx side frequency accuracy is specified; we simply need an RX solution that can receive Tx signals with the extreme frequency offsets. The receiver, however on its own has its own frequency inaccuracy that must also be taken into account. Throughout the tests conducted for this application note, however, the receiver was calibrated to have close to 0 ppm frequency accuracy with regards to the signal generator. So in the test setup we do not have the aforementioned inaccuracy at the Rx side. The resolution to this issue is that we "place" the Rx inaccuracy to the Tx side and draw the offset limit lines at twice the specification on the Tx. This logic assumes that the Rx has the same inaccuracy as the Tx. This assumption became a design goal when the receive configurations were put together.

As an example N2a mode requires a  $\pm 1.5$  kHz frequency accuracy on the nodes. On the sensitivity vs. frequency offset graph this number is translated to  $\pm 3$  kHz as the receiver has no frequency error at all in the tests. This also practically means that in an application that the same reference source (XO/TCXO) can be used in the Rx node as specified in the Tx node. In our example it means a  $\pm 1500$  [Hz] / 169 [MHz] =  $\pm 8.87$  ppm reference source accuracy at either side of the link.

This logic is adhered throughout the document at the sensitivity vs. frequency offset graphs unless otherwise stated.


## 4. Wireless MBUS Measurement Results

### 4.1 S Mode

The following link parameters were used for the measurement:

- Center frequency: 868.3 MHz
- Chip rate: 32.768 kcps, 2 FSK modulation
- Frequency deviation:  $\pm 50$  kHz
- Receiver filter BW: 264.5 kHz
- Packet Format: preamble ( $n = 15$  or  $279$  – depending on the preamble length definition) x (01) + sync word “000111011010010110” + 20 byte payload + CRC

#### 4.1.1 Receiver Sensitivity



**Figure 4.1. S-Mode Receiver Sensitivity**

Short preamble mode (S2, S1-M modes):

- 0% PER at strong RF i/p.
- The measured sensitivity for <1% PER is  $-105$  dBm.
- The measured sensitivity for <20% PER is  $-106$  dBm.
- The measured sensitivity for <80% PER is  $-108$  dBm.

#### 4.1.2 Receiver Frequency Error Tolerance

Figure 4.2 S-Mode Receiver Frequency Error Tolerance on page 19 shows the frequency error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus frequency offset.




Figure 4.2. S-Mode Receiver Frequency Error Tolerance

The limits are placed at  $\pm 85$  ppm offset on the graph. Worst case transmitters (S1, S1m) will have a  $\pm 60$  ppm accuracy, worst case receive modes (S2) will have a worst case  $\pm 25$  ppm accuracy. Therefore, the sum of the two numbers has been used to determine the limits.

### 4.1.3 Receive Data Rate Error Tolerance

Figure 4.3 S-Mode Receiver Data Rate Error Tolerance on page 20 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the percentage of data rate error.




Figure 4.3. S-Mode Receiver Data Rate Error Tolerance

#### 4.1.4 Receiver Deviation Error Tolerance

Figure 4.4 S-Mode Receiver Deviation Error Tolerance on page 21 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER, versus the deviation error in kHz.




Figure 4.4. S-Mode Receiver Deviation Error Tolerance

#### 4.1.5 Receiver Blocking Performance

Figure 4.5 S-Mode Blocking on page 22 shows the selectivity/blocking performance of the receiver. The plot shows the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.5. S-Mode Blocking

#### 4.1.6 Conclusion

- Si446x has  $-108$  dBm sensitivity in W-MBUS S mode. This is 8 dBm better than the W-MBUS S mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the W-MBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.


#### 4.2 T Mode

**Note:** Only the “Meter to Other Device Modulation format results are presented in this section as the “Other Device to Meter” modulation format is identical to mode S (Section 5.1)

The following link parameters were used for the measurement:

- Center frequency: 868.95 MHz
- Chip rate: 100 kcps, 2 FSK modulation
- Frequency deviation:  $\pm 50$  kHz
- Receiver filter BW: 257 kHz
- Packet Format: preamble( $n = 19$ ) x (01) + sync word “0000111101” + 20 byte payload + CRC

#### 4.2.1 Receiver Sensitivity



**Figure 4.6. T-Mode Receiver Sensitivity**

- 0% PER at High RF i/p
- The measured sensitivity for <1% PER is -100 dBm
- The measured sensitivity for <20% PER is -102 dBm
- The measured sensitivity for <80% PER is -104.5 dBm



#### 4.2.2 Receiver Frequency Error Tolerance

Figure 4.7 T-Mode Receiver Frequency Error Tolerance on page 24 and Figure 4.8 T-Mode Receiver Frequency Error Tolerance on page 25 show the frequency error tolerance capability of the receiver. The figures show the sensitivity of the receiver measured at 80% PER versus frequency offset. Sensitivity vs. frequency offset curves are presented at various Tx signal DR values (nominal, minimum, maximum) parameterized with various Tx signal deviation values (nominal, minimum, maximum).




Figure 4.7. T-Mode Receiver Frequency Error Tolerance

The limits are placed at  $\pm 85$  ppm offset on the graph. Worst case transmitters (T1) will have a  $\pm 60$  ppm accuracy; worst case receive modes (T2) will have a worst case  $\pm 25$  ppm accuracy. Therefore, the sum of the two numbers has been used to determine the limits.





Figure 4.8. T-Mode Receiver Frequency Error Tolerance

### 4.2.3 Receiver Data Rate Error Tolerance

Figure 4.9 T-Mode Receiver Data Rate Error Tolerance on page 26 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the data rate error in kHz.




Figure 4.9. T-Mode Receiver Data Rate Error Tolerance

#### 4.2.4 Receiver Deviation Error Tolerance

Figure 4.10 T-Mode Receiver Deviation Error Tolerance on page 27 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the deviation error in kHz.




Figure 4.10. T-Mode Receiver Deviation Error Tolerance

### 4.2.5 Receiver Blocking Performance

Figure 4.11 T-Mode Receiver Selectivities on page 28 shows the selectivity/blocking performance of the receiver. The plots show receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.11. T-Mode Receiver Selectivities

### 4.2.6 Conclusion


- Si446x has -104.5 dBm sensitivity in W-MBUS T mode. This is 4.5 dBm better than the W-MBUS T mode requirements.
- Si446x meets all the corners (frequency error, data rate error, and deviation error) required by the W-MBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.

### 4.3 R2 Mode

The following link parameters were used for the measurement:

- Center frequency: 868.03 MHz
- Chip rate: 4.8 kcps, 2 FSK modulation
- Frequency deviation:  $\pm 6$  kHz
- Receiver filter BW: 60 kHz
- Packet Format: preamble ( $n = 39$ )  $\times$  (01) + sync word "000111011010010110" + 20 byte payload + CRC

#### 4.3.1 Receiver Sensitivity




**Figure 4.12. R-Mode Receiver Sensitivity**

- 0% PER at strong RF i/p.
- The measured sensitivity for <1% PER is -113 dBm
- The measured sensitivity for <20% PER is -115 dBm
- The measured sensitivity for <80% PER is -117 dBm

### 4.3.2 Receiver Frequency Error Tolerance

Figure 4.13 R-Mode Receiver Frequency Error Tolerance on page 30 shows the frequency error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus frequency offset.



**Figure 4.13. R-Mode Receiver Frequency Error Tolerance**

Mode R2 is the only mode that is channelized and has a 60 kHz channel spacing specification. Now, let us have a look at a worst case Tx scenario with the largest deviation and maximum frequency offset.

$$\text{ModBW\_max} = 2 \times \text{deviation\_max} + \text{DR} = 2 \times 7.2 \text{ kHz} + 6 \text{ kbps} = 19.4 \text{ kHz}$$

$$\text{single\_sided\_frequency\_offset\_max} = 20 \text{ [ppm]} \times 868 \text{ [MHz]} = 17.36 \text{ kHz}$$

In such a worst case scenario the Tx signal can span between  $\pm 27.06 \text{ kHz}$  (with the  $\pm$  worst case frequency offset) with regards to the center frequency. That only leaves a "slack" of  $\pm 2.94 \text{ kHz}$  on the receiver to still comply with the 60 kHz channel spacing. This translates to a  $\pm 3.4 \text{ ppm}$  reference accuracy at the Rx side. With the current wording of the standard this is the only way to comply with the 60 kHz channel spacing specification.

The limit lines are set to  $\pm 23.4 \text{ ppm}$  ( $\pm 20 \text{ kHz}$ ).

### 4.3.3 Receiver Data Rate Error Tolerance

Figure 4.14 R-Mode Receiver Data Rate Error Tolerance on page 31 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the percentage of data rate error.




Figure 4.14. R-Mode Receiver Data Rate Error Tolerance



#### 4.3.4 Receiver Deviation Error Tolerance

Figure 4.15 R Mode Receiver Deviation Error Tolerance on page 32 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the deviation error in kHz.




Figure 4.15. R Mode Receiver Deviation Error Tolerance

### 4.3.5 Receiver Blocking Performance

Figure 4.16 R2 Mode Receiver Selectivity on page 33 shows the selectivity/blocking performance of the receiver. The plot shows the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.16. R2 Mode Receiver Selectivity

### 4.3.6 Conclusion

- Si446x has -117 dBm sensitivity in W-MBUS R2 mode. This is 12 dBm better than the W-MBUS R2 mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the W-MBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.

#### 4.4 C Mode

The following link parameters were used for the measurement:

- Direction from meter:
  - Center frequency: 868.95 MHz
  - Chip rate: 100 kcps, 2 FSK modulation
  - Frequency deviation:  $\pm 45$  kHz
  - Receiver filter BW: 214.04 kHz
  - Packet Format: preamble ( $n = 16$ ) x (01) + sync word "0101010000111101 0101010011001101" + 20 bytes payload + CRC
- Direction to meter:
  - Center frequency: 869.525 MHz
  - Chip rate: 50 kcps, 2 GFSK modulation
  - Frequency deviation:  $\pm 25$  kHz
  - Receiver filter BW: 143.24 kHz
  - Packet Format: preamble ( $n = 16$ ) x (01) + sync word "0101010000111101 0101010011001101" + 20 byte payload + CRC

#### 4.4.1 Receiver Sensitivity





Figure 4.17. C-Mode Receiver Sensitivity

- Direction: Meter to other (C1, C2):
  - 0% PER at strong RF i/p.
  - The measured sensitivity for <1% PER is -104 dBm.
  - The measured sensitivity for <20% PER is -106 dBm.
  - The measured sensitivity for <80% PER is -109 dBm.
- Direction: Other to meter (C2):
  - 0% PER at strong RF i/p.
  - The measured sensitivity for <1% PER is -107 dBm.
  - The measured sensitivity for <20% PER is -108 dBm.
  - The measured sensitivity for <80% PER is -111 dBm.

#### 4.4.2 Receiver Frequency Error Tolerance

Figure 4.18 C Mode Receiver Frequency Error Tolerance from Meter / to Meter on page 36 shows the frequency error tolerance capability of the receiver. The plots show the sensitivity of the receiver measured at 80% PER versus frequency offset.






Figure 4.18. C Mode Receiver Frequency Error Tolerance from Meter / to Meter

#### 4.4.3 Receiver Data Rate Error Tolerance

Figure 4.19 C Mode Receiver Data Rate Error Tolerance on page 38 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the data rate error in ppm.





Figure 4.19. C Mode Receiver Data Rate Error Tolerance

#### 4.4.4 Receiver Deviation Error Tolerance

Figure 4.20 C Mode Receiver Deviation Error Tolerance (from Meter / to Meter) on page 39 shows the deviation error tolerance capability of the receiver. The plots show the sensitivity of the receiver measured at 80% PER versus the deviation error in kHz.









Figure 4.20. C Mode Receiver Deviation Error Tolerance (from Meter / to Meter)

#### 4.4.5 Receiver Blocking Performance

Figure 4.21 C Mode Receiver Selectivity on page 41 shows the selectivity/blocking performance of the receiver. The plots show the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.






Figure 4.21. C Mode Receiver Selectivity

#### 4.4.6 Conclusion


- Si446x has  $-109$  dBm or  $-111$  dBm sensitivity in W-MBUS C mode (depending on the direction). These are 8 dB and 11 dB better than the W-MBUS C mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the W-MBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.

#### 4.5 N(1,2)a/b/e/f Mode

The following link parameters were used for the measurement:

- Center frequency: 169.40625 MHz
- Chip rate: 4.8 kbps, 2 GFSK modulation
- Frequency deviation:  $\pm 2.4$  kHz
- Receiver filter BW: 10.33 kHz
- Packet Format: preamble( $n = 8$ ) x (01) + sync word "11110110 10001101" + 20 bytes payload + CRC

#### 4.5.1 Receiver Sensitivity



**Figure 4.22. N(1,2)a/b/e/f Mode Receiver Sensitivity**

- <1% PER at High RF i/p.
- The measured sensitivity for <1% PER is -117 dBm.
- The measured sensitivity for <20% PER is -118 dBm.
- The measured sensitivity for <80% PER is -120.5 dBm.

## 4.5.2 Receiver Frequency Error Tolerance

Figure 4.23 N(1,2)a/b/e/f Mode Receiver Frequency Error Tolerance on page 44 shows the frequency error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus frequency offset.




Figure 4.23. N(1,2)a/b/e/f Mode Receiver Frequency Error Tolerance

### 4.5.3 Receiver Data Rate Error Tolerance

Figure 4.24 N(1,2)a/b/e/f Mode Receiver Data Rate Error Tolerance on page 45 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus percentage of data rate error.




Figure 4.24. N(1,2)a/b/e/f Mode Receiver Data Rate Error Tolerance

#### 4.5.4 Receiver Deviation Error Tolerance

Figure 4.25 N(1,2)a/b/e/f Mode Receiver Deviation Error Tolerance on page 46 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the deviation error in kHz.




Figure 4.25. N(1,2)a/b/e/f Mode Receiver Deviation Error Tolerance

#### 4.5.5 Receiver Blocking Performance

Figure 4.26 N(1,2)a/b Mode Receiver Selectivity on page 47 shows the selectivity/blocking performance of the receiver. The plot shows the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.26. N(1,2)a/b Mode Receiver Selectivity

#### 4.5.6 Conclusion

- Si446x has  $-120.5$  dBm sensitivity in W-MBUS N(1,2)a/b/e/f mode. This is 8.5 dB better than the W-MBUS N(1,2)a/b/e/f mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the W-MBUS N(1,2)a/b/e/f standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.

#### 4.6 N(1,2)c/d Mode

The following link parameters were used for the measurement:

- Center frequency: 169.43125 MHz
- Chip rate: 2.4 kbps, 2 GFSK modulation
- Frequency deviation:  $\pm 2.4$  kHz
- Receiver Filter BW: 11.58 kHz
- Packet Format: preamble ( $n = 8$ ) x (01) + sync word "11110110 10001101" + 20 bytes payload + CRC



#### 4.6.1 Receiver Sensitivity




Figure 4.27. Nc/d Mode Receiver Sensitivity

- <1% PER at High RF i/p.
- The measured sensitivity for <1% PER is -116 dBm.
- The measured sensitivity for <20% PER is -118 dBm.
- The measured sensitivity for <80% PER is -120.5 dBm.

#### 4.6.2 Receiver Frequency Error Tolerance

Figure 4.28 Nc/d Mode Receiver Frequency Error Tolerance on page 49 shows the frequency error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus frequency offset.




Figure 4.28. Nc/d Mode Receiver Frequency Error Tolerance

The limits are placed at  $\pm 21$  ppm offset on the graph. Worst case transmitters will have a  $\pm 11.5$  ppm accuracy. In such a narrowband worst case receive modes can have a worst case  $\pm 9.5$  ppm accuracy. Therefore, the sum of the two numbers has been used to determine the limits.

### 4.6.3 Receiver Data Rate Error Tolerance

Figure 4.29 Nc/d Mode Receiver Data Rate Error Tolerance on page 50 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the percentage of data rate error.




Figure 4.29. Nc/d Mode Receiver Data Rate Error Tolerance

#### 4.6.4 Receiver Deviation Error Tolerance

Figure 4.30 Nc/d Mode Receiver Deviation Error Tolerance on page 51 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the deviation error in Hz.




Figure 4.30. Nc/d Mode Receiver Deviation Error Tolerance

#### 4.6.5 Receiver Blocking Performance

Figure 4.31 Nc/d Mode Receiver Selectivity on page 52 shows the selectivity/blocking performance of the receiver. The plot shows the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.31. Nc/d Mode Receiver Selectivity

#### 4.6.6 Conclusion

- Si446x has -120.5 dBm sensitivity in W-MBUS Nc/d modes, which is 5.5 dB better than the W-MBUS Nc/d mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the W-MBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.


#### 4.7 N2g Mode

The following link parameters were used for the measurement:

- Center frequency: 169.4375 MHz
- Chip rate: 9.6 kcps, 4 GFSK modulation
- Frequency deviation:  $\pm 2.4$  kHz
- Receiver filter BW: 26 kHz
- Packet Format: preamble ( $n=8$ ) x (AD) + sync word "DDDDADDA DAAADDAD" + 20 bytes payload + CRC

Data transmitted using 4GFSK modulation shall be NRZ encoded, with the lowest frequency corresponding to binary "01" (symbol A), the second frequency corresponding to binary "00" (B), the third frequency corresponding to binary "10" (C) and the highest frequency corresponding to binary "11" (D).

#### 4.7.1 Receiver Sensitivity



**Figure 4.32. N2g Mode Receiver Sensitivity**

- The measured sensitivity for <1% PER is -108 dBm.
- The measured sensitivity for <20% PER is -110 dBm.
- The measured sensitivity for <80% PER is -113 dBm

## 4.7.2 Receiver Frequency Error Tolerance

Figure 4.33 N2g Mode Receiver Frequency Error Tolerance on page 54 shows the frequency error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus frequency offset.




Figure 4.33. N2g Mode Receiver Frequency Error Tolerance

### 4.7.3 Receiver Deviation Error Tolerance

Figure 4.34 N2g Mode Receiver Deviation Error Tolerance on page 55 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the deviation error in Hz.




Figure 4.34. N2g Mode Receiver Deviation Error Tolerance



#### 4.7.4 Receiver Blocking Performance

Figure 4.35 N2g Mode Receiver Selectivity on page 56 shows the selectivity/blocking performance of the receiver. The plot shows the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.35. N2g Mode Receiver Selectivity

#### 4.7.5 Conclusion


- Si446x has  $-113$  dBm sensitivity in W-MBUS N2g modes, which is 9 dB better than the W-MBUS N2g mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the WMBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class.

#### 4.8 F Mode

The following link parameters were used for the measurement:

- Center frequency: 433.82 MHz
- Chip rate: 2.4 kcps, 2 FSK modulation
- Frequency deviation:  $\pm 5.5$  kHz
- Receiver Filter BW: 46.3 kHz
- Packet Format: preamble ( $n = 39$ ) x (01) + sync word "000111010110100101" + 20 bytes payload + CRC

#### 4.8.1 Receiver Sensitivity



**Figure 4.36. F Mode Receiver Sensitivity**

- 0% PER at High RF i/p with 32 bit preamble
- The measured sensitivity for <1% PER is -114 dBm.
- The measured sensitivity for <20% PER is -117 dBm.
- The measured sensitivity for <80% PER is -118.5 dBm.

## 4.8.2 Receiver Frequency Error Tolerance

Figure 4.37 F Mode Receiver Frequency Error Tolerance on page 58 shows the frequency error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus frequency offset.




Figure 4.37. F Mode Receiver Frequency Error Tolerance

### 4.8.3 Receiver Data Rate Error Tolerance

Figure 4.38 F Mode Receiver Data Rate Error Tolerance on page 59 shows the data rate error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the data rate error in ppm.




Figure 4.38. F Mode Receiver Data Rate Error Tolerance

#### 4.8.4 Receiver Deviation Error Tolerance

Figure 4.39 F Mode Receiver Deviation Error Tolerance on page 60 shows the deviation error tolerance capability of the receiver. The plot shows the sensitivity of the receiver measured at 80% PER versus the deviation error in kHz.




Figure 4.39. F Mode Receiver Deviation Error Tolerance

#### 4.8.5 Receiver Blocking Performance

Figure 4.40 F Mode Receiver Selectivity on page 61 shows the selectivity/blocking performance of the receiver. The plot shows the receiver selectivity with blockers on both the positive and negative frequency offsets with respect to the receiver. The selectivity was measured at 1% BER at various frequency offsets.




Figure 4.40. F Mode Receiver Selectivity

#### 4.8.6 Conclusion

- Si446x has  $-118.5$  dBm sensitivity in W-MBUS F mode. This is 2.5 dB better than the W-MBUS F mode requirements.
- Si446x meets all the corners vs. frequency error, data rate error, and deviation error required by the W-MBUS standard.
- MBUS signal can be received with built-in Packet Handler in all the corner cases. This eliminates the need for any additional microcontroller for data recovery. It also reduces the complexity of the packet handling code on the microcontroller.
- Si446x meets the ETSI Class2 blocking requirements.
- Si446x complies with the W-MBUS highest receiver performance class. Complies with the W-MBUS highest receiver performance class.

## 5. Document Change List

### 5.1 Revision 0.1 to Revision 0.2

- Add clarification regarding the HW platform and tools for configuring the radio.

### 5.2 Revision 0.2 to Revision 0.3

- All the data was updated for Rev C based on the EN13757-4-2013 w-MBUS standard.

## Simplicity Studio

One-click access to MCU tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!

[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**MCU Portfolio**  
[www.silabs.com/mcu](http://www.silabs.com/mcu)



**SW/HW**  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**  
[www.silabs.com/quality](http://www.silabs.com/quality)



**Support and Community**  
[community.silabs.com](http://community.silabs.com)

### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOModem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

<http://www.silabs.com>