
COE328 LAB 6 - General Purpose ALU Implementation


Objective

The purpose of this lab was to design and construct an Arithmetic and Logic Unit (ALU) in a VHDL environment and implement it on an FPGA board. Specifically, design and build all functions of the ALU, and design, simulate the ALU using VHDL using Quartus Simulator.

Theory/Analysis

Block Diagrams:





VHDL CODE:

```
1 LIBRARY ieee;
2 USE ieee.std logic 1164.all;
3 ⊟ENTITY sseg2 IS
4 ⊟PORT ( bcd :IN STD LOGIC VECTOR(3 DOWNTO 0);
    leds :OUT STD_LOGIC_VECTOR(0 TO 6)); --leds display positive
 6 LEND sseq2;
7 BARCHITECTURE Behavior OF sseg2 IS
8 ⊟BEGIN
9 ⊟PROCESS (bcd)
10 BEGIN
11 ⊟CASE bcd IS -- 0 to f on the board
    WHEN "0000" => leds <= "0010101"; --n | 0
    WHEN "0001" => leds <= "0111011"; --y | 1
13
    WHEN OTHERS => leds <= "----";
14
15
    END CASE;
    END PROCESS;
16
17 END Behavior;
```

```
1 LIBRARY ieee;
2 USE ieee.std logic 1164.ALL;
   USE ieee.std logic unsigned.ALL;
3
   USE ieee.numeric std.ALL;
5 DENTITY ALU2 IS
6 ⊟PORT (Clock : IN std logic;
7
          A,B : IN unsigned(7 DOWNTO 0);
          student id : IN unsigned(3 DOWNTO 0);
8
9
          Neg : OUT std logic;
10
          OP : IN unsigned(15 DOWNTO 0);
11
          Res : OUT unsigned(3 DOWNTO 0));
12 LEND ALU2;
13 MARCHITECTURE calculation OF ALU2 IS
    SIGNAL Reg1, Reg2, Result : unsigned(7 DOWNTO 0):=(OTHERS => '0');
   LSIGNAL Reg4 : unsigned(0 TO 7);
15
16 ⊟BEGIN
17 | Reg1 <= A;
18 Reg2 <= B;
19 ⊟PROCESS(Clock, OP)
20 BEGIN
21 🗏
      IF(rising edge(Clock)) THEN
          Neg <= '0';
23 ⊟
          IF(student id mod 2) = 0 THEN
24
            Result <= "00000000";
25 ⊟
          ELSE
26
            Result <= "00000001";
27
         END IF;
28
      END IF;
29
    END PROCESS;
    Res <= Result(3 DOWNTO 0);
30
31
    END calculation;
32
```

```
LIBRARY ieee;
 1
 2
     USE ieee.std logic 1164.ALL;
    USE ieee.std logic unsigned.ALL;
    USE ieee.numeric std.ALL;
 5 DENTITY ALU IS
 6 ⊟PORT(Clock : IN std logic;
7
          A,B : IN unsigned(7 DOWNTO 0);
8
           student id : IN unsigned(3 DOWNTO 0);
9
          OP : IN unsigned(15 DOWNTO 0);
10
          Neg : OUT std logic;
11
           R1 : OUT unsigned(3 DOWNTO 0);
12
          R2 : OUT unsigned(3 DOWNTO 0));
    LEND ALU;
13
14 ⊟ARCHITECTURE calculation OF ALU IS
15 | SIGNAL Reg1, Reg2, Result : unsigned(7 DOWNTO 0):=(OTHERS => '0');
   LSIGNAL Reg4 : unsigned(0 TO 7);
16
17 ⊟BEGIN
18
    Reg1 <= A;
19
   Reg2 <= B;
20 ⊟PROCESS(Clock, OP)
21 BEGIN
22 ⊟
       IF(rising edge(Clock)) THEN
23 ⊟
           CASE OP IS
24
            WHEN "0000000000000001" =>
25
              Result <= (Reg1 + Reg2);
26
            WHEN "0000000000000010" =>
27
            Result <= (Reg1 - Reg2);
28
            WHEN "000000000000100" =>
29
             Result <= NOT Reg1;
30
           WHEN "000000000001000" =>
31
             Result <= Reg1 NAND Reg2;
           WHEN "000000000010000" =>
32
33
            Result <= Reg1 NOR Reg2;
           WHEN "000000000100000" =>
34
25
            Decil+ /- Deal AND Deal.
```

```
WHEN "0000000000100000" =>
34
35
              Result <= Reg1 AND Reg2;
            WHEN "0000000001000000" =>
36
37
              Result <= Reg1 OR Reg2;
            WHEN "0000000010000000" =>
38
39
              Result <= Reg1 XOR Reg2;
            WHEN "0000000100000000" =>
40
              Result <= Reg1 XNOR Reg2;
41
42
           WHEN OTHERS =>
              Result <= "----";
43
44
           END CASE;
45
       END IF;
46
    END PROCESS;
47
     R1 <= Result(3 DOWNTO 0);
     R2 <= Result(7 DOWNTO 4);
48
49
    END calculation;
50
```

```
LIBRARY ieee ;
 2
     USE ieee.std logic 1164.all;
    ⊟ENTITY dec3to8 IS
    □PORT ( w : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
    En : IN STD LOGIC ;
    y : OUT STD LOGIC VECTOR(15 DOWNTO 0) ) ;
 6
    END dec3to8 ;
 7
    ⊟ARCHITECTURE Behavior OF dec3to8 IS
    SIGNAL Enw : STD LOGIC VECTOR (4 DOWNTO 0) ;
10
   ⊟BEGIN
11
    Enw <= En & w;
12
     WITH Enw SELECT
13
              "00000000000000001" WHEN "10000",
     y <=
14
              "000000000000000010" WHEN "10001",
15
              "000000000000000100" WHEN "10010",
              "00000000000001000" WHEN "10011",
16
             "00000000000010000" WHEN "10100",
17
18
             "0000000000100000" WHEN "10101",
19
              "00000000010000000" WHEN "10110",
20
             "00000000100000000" WHEN "10111",
21
             "00000001000000000" WHEN "11000",
22
              "00000010000000000" WHEN "11001",
23
             "0000010000000000" WHEN "11010",
24
             "0000100000000000" WHEN "11011",
25
              "0001000000000000" WHEN "11100",
26
             "0010000000000000" WHEN "11101",
27
             "0100000000000000" WHEN "11110",
28
             "1000000000000000" WHEN "11111",
             "0000000000000000" WHEN OTHERS ;
29
30
     END Behavior ;
```

```
library ieee;
 2
     use ieee.std logic 1164.all;
 3 ⊟entity statemachine is
    port (
 5
        clk
                   : in
                            std logic;
                  : in
 6
        data in
                            std logic;
 7
                   : in
        reset
                            std logic;
 8
        student id : out std logic vector(3 DOWNTO 0);
9
        current state: out std logic vector(3 DOWNTO 0));
10
        end entity;
        architecture fsm of statemachine is
11
    12
       type state type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
13
        signal yfsm : state type;
14 ⊟
       begin
15
    process(clk, reset)
16
              begin
17
                 if reset = '1' then
    H
18
                    yfsm \le s0;
19 ⊟
                 elsif (clk 'EVENT AND clk = '1') then
20 ⊟
                    case yfsm is
21
                      when s0=>
22
                      if (data in = '1') then
    23
                      yfsm \ll s1;
24
                      else yfsm <= s0;
    25
                      end if;
26
                      when s1=>
27
    if (data in = '1') then
28
                      yfsm \le s2;
29
                      else yfsm <= s1;
    30
                      end if;
31
                      when s2=>
32
                      if (data in = '1') then
    33
                      yfsm \ll s3;
34
    else yfsm <= s2;
25 -
                      and if.
```

```
34
    else yfsm <= s2;
35
                       end if;
36
                       when s3=>
37
                       if (data in = '1') then
    38
                       yfsm \ll s4;
39
                       else yfsm <= s3;
    40
                       end if;
                       when s4=>
41
42
                       if (data in = '1') then
    43
                       yfsm \ll s5;
44
                       else yfsm <= s4;
    45
                       end if;
46
                       when s5=>
47
                       if (data in = '1') then
   H
48
                       yfsm <= s6;
49
                       else yfsm <= s5;
    50
                       end if;
51
                       when s6=>
52
    if (data in = '1') then
53
                       yfsm \ll s7;
54
                       else yfsm <= s6;
    55
                       end if;
56
                       when s7=>
57
                       if (data_in = '1') then
    58
                       yfsm \ll s8;
59
                       else yfsm <= s7;
    60
                       end if;
61
                       when s8=>
62
                       if (data in = '1') then
    63
                       yfsm \ll s0;
64
                       else yfsm <= s8;
    65 H
                       and if.
```


```
64
                        else yfsm <= s8;
   65
                        end if:
66
                     end case;
67
                  end if:
68
           end process;
69
        process (yfsm, data in)
    70
        begin
71
        case yfsm is
    72
           when s0=>
73
           current state <= "0000";
74
           student id <= "0101"; --5
75
           when s1=>
76
           current state <= "0001";
77
           student id <= "0000"; --0
78
           when s2=>
79
           current state <= "0010";
80
           student id <= "0001"; --1
81
           when s3=>
82
           current state <= "0011";
83
           student id <= "0001";--1
84
           when s4=>
85
           current state <= "0100";
86
           student id <= "0000"; --0
87
           when s5=>
88
           current state <= "0101";
89
           student id <= "0000"; --0
90
           when s6=>
91
           current state <= "0110";
92
           student id <= "0101"; --5
93
           when s7=>
94
           current state <= "0111";
95
           student id <= "1001"; --9
96
           when s8=>
97
           current state <= "1000";
ag
           ctudent id /- "1001" . __ a
```


```
85
            current state <= "0100";
86
            student id <= "00000"; --0
            when s5=>
87
            current state <= "0101";
88
            student id <= "0000"; --0
89
            when s6=>
90
91
            current state <= "0110";
92
            student id <= "0101"; --5
            when s7=>
93
            current state <= "0111";
94
95
            student id <= "1001"; --9
96
            when s8=>
97
            current state <= "1000";
98
            student id <= "1001"; --9
        end case;
99
        end process;
100
101
         end architecture;
```

```
LIBRARY ieee;
    USE ieee.std logic 1164.all;
 2
 3
 4
   □ENTITY latchcode IS
       PORT(A : IN STD LOGIC VECTOR(7 DOWNTO 0);
 5
 6
              Resetn, Clock: IN STD LOGIC;
7
              Q : OUT STD LOGIC VECTOR (7 DOWNTO 0));
   LEND latchcode;
 8
   □ARCHITECTURE Behavior OF latchcode IS
9
10
   BEGIN
11
          PROCESS (Resetn, Clock)
12
          BEGIN
13
              IF Resetn = '0' THEN
   14
                0 <= "00000000";
15
              ELSIF Clock'EVENT AND Clock = '1' THEN
   16
                 Q <= A;
17
              END IF;
18
       END PROCESS;
19
    END Behavior;
```

WAVEFORM

The Successful Compilation of the waveform in the following screenshot:





Conclusion

Conclusively, this lab was a success in regards to the main objectives. The design and construction of an ALU in a VHDL environment and the implementation of it. Specifically, the design and build for all functions of the ALU were successful, and the design+simulation of the ALU was successful using VHDL using Quartus Simulator.