

# COE328 LAB 6 - General Purpose ALU


## Implementation


### Objective

The purpose of this lab was to design and construct an Arithmetic and Logic Unit (ALU) in a VHDL environment and implement it on an FPGA board. Specifically, design and build all functions of the ALU, and design, simulate the ALU using VHDL using Quartus Simulator.

### Theory/Analysis

Block Diagrams:





**VHDL CODE:**

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  ENTITY sseg2 IS
4  PORT ( bcd :IN STD_LOGIC_VECTOR(3 DOWNTO 0);
5        leds :OUT STD_LOGIC_VECTOR(0 TO 6)); --leds display positive
6  END sseg2;
7  ARCHITECTURE Behavior OF sseg2 IS
8  BEGIN
9  PROCESS (bcd)
10 | BEGIN
11 CASE bcd IS -- 0 to f on the board
12 WHEN "0000" => leds <= "0010101" ; --n | 0
13 WHEN "0001" => leds <= "0111011" ; --y | 1
14 WHEN OTHERS => leds <= "-----" ;
15 END CASE;
16 END PROCESS;
17 END Behavior;

```

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_unsigned.ALL;
4  USE ieee.numeric_std.ALL;
5  ENTITY ALU2 IS
6  PORT(Clock : IN std_logic;
7       A,B : IN unsigned(7 DOWNTO 0);
8       student_id : IN unsigned(3 DOWNTO 0);
9       Neg : OUT std_logic;
10      OP : IN unsigned(15 DOWNTO 0);
11      Res : OUT unsigned(3 DOWNTO 0));
12  END ALU2;
13  ARCHITECTURE calculation OF ALU2 IS
14  SIGNAL Reg1, Reg2, Result : unsigned(7 DOWNTO 0):=(OTHERS => '0');
15  SIGNAL Reg4 : unsigned(0 TO 7);
16  BEGIN
17  Reg1 <= A;
18  Reg2 <= B;
19  PROCESS(Clock, OP)
20  BEGIN
21  IF(rising_edge(Clock)) THEN
22  Neg <= '0';
23  IF(student_id mod 2) = 0 THEN
24  Result <= "00000000";
25  ELSE
26  Result <= "00000001";
27  END IF;
28  END IF;
29  END PROCESS;
30  Res <= Result(3 DOWNTO 0);
31  END calculation;
32

```

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_unsigned.ALL;
4  USE ieee.numeric_std.ALL;
5  ENTITY ALU IS
6  PORT(Clock : IN std_logic;
7       A,B : IN unsigned(7 DOWNTO 0);
8       student_id : IN unsigned(3 DOWNTO 0);
9       OP : IN unsigned(15 DOWNTO 0);
10      Neg : OUT std_logic;
11      R1 : OUT unsigned(3 DOWNTO 0);
12      R2 : OUT unsigned(3 DOWNTO 0));
13  END ALU;
14  ARCHITECTURE calculation OF ALU IS
15  SIGNAL Reg1, Reg2, Result : unsigned(7 DOWNTO 0) := (OTHERS => '0');
16  SIGNAL Reg4 : unsigned(0 TO 7);
17  BEGIN
18  Reg1 <= A;
19  Reg2 <= B;
20  PROCESS(Clock, OP)
21  BEGIN
22  IF(rising_edge(Clock)) THEN
23  CASE OP IS
24  WHEN "0000000000000001" =>
25      Result <= (Reg1 + Reg2);
26  WHEN "0000000000000010" =>
27      Result <= (Reg1 - Reg2);
28  WHEN "0000000000000100" =>
29      Result <= NOT Reg1;
30  WHEN "0000000000001000" =>
31      Result <= Reg1 NAND Reg2;
32  WHEN "0000000000010000" =>
33      Result <= Reg1 NOR Reg2;
34  WHEN "0000000000100000" =>
35      Result <= Reg1 AND Reg2;

```

```
34         WHEN "0000000000100000" =>
35             Result <= Reg1 AND Reg2;
36         WHEN "0000000001000000" =>
37             Result <= Reg1 OR Reg2;
38         WHEN "0000000010000000" =>
39             Result <= Reg1 XOR Reg2;
40         WHEN "0000000100000000" =>
41             Result <= Reg1 XNOR Reg2;
42         WHEN OTHERS =>
43             Result <= "-----";
44     END CASE;
45 END IF;
46 END PROCESS;
47 R1 <= Result(3 DOWNTO 0);
48 R2 <= Result(7 DOWNTO 4);
49 END calculation;
50
```



```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3  ENTITY dec3to8 IS
4  PORT ( w : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
5        En : IN STD_LOGIC ;
6        y : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ) ;
7  END dec3to8 ;
8  ARCHITECTURE Behavior OF dec3to8 IS
9  SIGNAL Enw : STD_LOGIC_VECTOR(4 DOWNTO 0) ;
10 BEGIN
11   Enw <= En & w ;
12   WITH Enw SELECT
13   y <=    "0000000000000001" WHEN "10000",
14          "0000000000000010" WHEN "10001",
15          "0000000000000100" WHEN "10010",
16          "0000000000001000" WHEN "10011",
17          "0000000000010000" WHEN "10100",
18          "0000000000100000" WHEN "10101",
19          "0000000001000000" WHEN "10110",
20          "0000000010000000" WHEN "10111",
21          "0000000100000000" WHEN "11000",
22          "0000001000000000" WHEN "11001",
23          "0000010000000000" WHEN "11010",
24          "0000100000000000" WHEN "11011",
25          "0001000000000000" WHEN "11100",
26          "0010000000000000" WHEN "11101",
27          "0100000000000000" WHEN "11110",
28          "1000000000000000" WHEN "11111",
29          "0000000000000000" WHEN OTHERS ;
30 END Behavior ;

```

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity statemachine is
4  port(
5      clk          : in    std_logic;
6      data_in      : in    std_logic;
7      reset        : in    std_logic;
8      student_id   : out   std_logic_vector(3 DOWNTO 0);
9      current_state: out   std_logic_vector(3 DOWNTO 0));
10 end entity;
11 architecture fsm of statemachine is
12     type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
13     signal yfsm : state_type;
14 begin
15     process(clk, reset)
16     begin
17         if reset = '1' then
18             yfsm <= s0;
19         elsif (clk 'EVENT AND clk = '1') then
20             case yfsm is
21                 when s0=>
22                     if (data_in = '1') then
23                         yfsm <= s1;
24                     else yfsm <= s0;
25                     end if;
26                 when s1=>
27                     if (data_in = '1') then
28                         yfsm <= s2;
29                     else yfsm <= s1;
30                     end if;
31                 when s2=>
32                     if (data_in = '1') then
33                         yfsm <= s3;
34                     else yfsm <= s2;
35                     end if;

```



34	□	else yfsm <= s2;
35		end if;
36		when s3=>
37	□	if (data_in = '1') then
38		yfsm <= s4;
39	□	else yfsm <= s3;
40		end if;
41		when s4=>
42	□	if (data_in = '1') then
43		yfsm <= s5;
44	□	else yfsm <= s4;
45		end if;
46		when s5=>
47	□	if (data_in = '1') then
48		yfsm <= s6;
49	□	else yfsm <= s5;
50		end if;
51		when s6=>
52	□	if (data_in = '1') then
53		yfsm <= s7;
54	□	else yfsm <= s6;
55		end if;
56		when s7=>
57	□	if (data_in = '1') then
58		yfsm <= s8;
59	□	else yfsm <= s7;
60		end if;
61		when s8=>
62	□	if(data_in = '1') then
63		yfsm <= s0;
64	□	else yfsm <= s8;
65		end if;

```

64   else yfsm <= s8;
65   end if;
66   end case;
67   end if;
68   end process;
69   process (yfsm, data_in)
70   begin
71   case yfsm is
72       when s0=>
73           current_state <= "0000";
74           student_id <= "0101"; --5
75       when s1=>
76           current_state <= "0001";
77           student_id <= "0000"; --0
78       when s2=>
79           current_state <= "0010";
80           student_id <= "0001"; --1
81       when s3=>
82           current_state <= "0011";
83           student_id <= "0001"; --1
84       when s4=>
85           current_state <= "0100";
86           student_id <= "0000"; --0
87       when s5=>
88           current_state <= "0101";
89           student_id <= "0000"; --0
90       when s6=>
91           current_state <= "0110";
92           student_id <= "0101"; --5
93       when s7=>
94           current_state <= "0111";
95           student_id <= "1001"; --9
96       when s8=>
97           current_state <= "1000";
98           student_id <= "1001"; --a

```

```

85         current_state <= "0100";
86         student_id <= "0000"; --0
87     when s5=>
88         current_state <= "0101";
89         student_id <= "0000"; --0
90     when s6=>
91         current_state <= "0110";
92         student_id <= "0101"; --5
93     when s7=>
94         current_state <= "0111";
95         student_id <= "1001"; --9
96     when s8=>
97         current_state <= "1000";
98         student_id <= "1001"; --9
99     end case;
100 end process;
101 end architecture;

```


```


1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY latchcode IS
5  PORT (A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
6       Resetn, Clock : IN STD_LOGIC;
7       Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8  END latchcode;
9  ARCHITECTURE Behavior OF latchcode IS
10 BEGIN
11     PROCESS(Resetn, Clock)
12     BEGIN
13         IF Resetn = '0' THEN
14             Q <= "00000000";
15         ELSIF Clock'EVENT AND Clock = '1' THEN
16             Q <= A;
17         END IF;
18     END PROCESS;
19 END Behavior;

```

## WAVEFORM

The Successful Compilation of the waveform in the following screenshot:





## Conclusion

Conclusively, this lab was a success in regards to the main objectives. The design and construction of an ALU in a VHDL environment and the implementation of it. Specifically, the design and build for all functions of the ALU were successful, and the design+simulation of the ALU was successful using VHDL using Quartus Simulator.