

Course Title:	Electronic Circuits 1			
Course Number:	ELE404			
Semester/Year (e.g. F2017)	W2023			
Instructor	Prof. Virgilio Valente			
<u> </u>				
Assignment/Lab Number:	Design Project			
Assignment/Lab Title:	Amplifier Design Project			

Submission Date:	Apr 14th, 2023
Due Date:	Apr 14th, 2023

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Joseph	Caleb	501099699	03	C.J

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Table of Contents

1.	Introduction and Objective		3
2.	Circuit Under Test		4
3.	Experimental Result		5
4.	Conclusions and Results		6
5.	Appendix:	7	

1. Introduction and Objective:

Our objective for this project was to design, simulate, analyze, implement and test a single-supply multistage, inverting transistor amplifier adhering to a set of predetermined specifications. A list of the predetermined specifications is as follows detailed in **Figure 1**:

Specifications

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: no larger than 10 mA;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50 \pm 10\%$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $R_L = 1 k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and R_L = 1 kΩ): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than 20 kΩ;
- · Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3dB response);
- · Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220 kΩ from the E24 series;
- Capacitors permitted: $0.1~\mu F$, $1.0~\mu F$, $2.2~\mu F$, $4.7~\mu F$, $10~\mu F$, $47~\mu F$, $100~\mu F$, $220~\mu F$;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

Figure 1. Specifications outlined for a design project.

One thing to consider is our designed amplifier must be AC-coupled for the load and the signal source. Coupling of either type is permissible between intermediate stages. In addition to this, our source resistance, $R_{\rm S}$ is 600 ohms, and our output voltage must be free of distortion.

2. Circuit Under Test:

The included figures display the circuit design used to complete this project via Multisim. Probes were included to get values to verify the specifications were met.




Figure 2. Multisim IDE screenshot of Amplifier Design circuit with no load




Figure 2.1. Multisim IDE screenshot of Amplifier Design circuit with load

The designed circuit I came up with comprises a CE-CE, as displayed in the Multisim screenshots. Based on the specifications I felt more comfortable working with a common emitter. One thing to note for bias current stability the voltage across the emitter degeneration should be greater than 3 $V_{\rm BE}$. The common emitter acts as a main amplifier. The common collector manages the high input impedance while driving the gain. This allows the common emitter to behave as expected while minimally affecting the load.

3. Experimental Results:

Graphs were captured to display the transient response after designing the circuit and testing the input and output voltage. Four graphs were produced using a function generator with a 1kHz input with 5mV and 50mV input. The graphs in **Figure 3** experience no clipping with a minimal input voltage of 5mV. The graphs in **Figure 4** experience clipping with an input voltage of 50mV. With an increasing input voltage, there will be more distortion present. Through my tests, I could not produce a non-clipped graph with 8v peak-to-peak and loaded 4V peak-to-peak, respectively.




Figure 3.1 Transient graph of 5mV and 1khz Function generator (Unloaded).




Figure 3.2 Transient graph of 5mV and 1khz Function generator (Loaded).




Figure 4.1 Transient graph of 50mV and 1khz Function generator (Unloaded).




Figure 4.2 Transient graph of 50mV and 1khz Function generator (Loaded).

4. Conclusions and Results:

My reasoning for implementing a CE-CC circuit was because of the simplistic nature of implementation. We have previously worked with and thought of similar implementations through labwork and have been able to have discussions with our TAs to gain a better understanding. The design includes capacitors between each stage and the resistances connected at the base of the transistor. Adjustments were made during calculations to maintain our specified requirement of a gain of 50.

The resistances values selected for the circuit are the following: $R_{E1} = 56k\Omega$, $R_{E2} = 20k\Omega$, $R_S = 600\Omega$, $R_C = R_O = 15k\Omega$, $R_{E1,1} = 180\Omega$, $R_{E2,1} = 8.2k\Omega$, $R_{E3} = 4.3k\Omega$, $R_L = 1k\Omega$. The R_{E1} & R_{E2} values were calculated to meet the requirement of a minimum input resistance of $20k\Omega$. The $15k\Omega$ value for our R_C affects our voltage gain in the first stage. I chose $15k\Omega$ as it was a permissible value to keep the gain around 50 with the load. The common collector stage was added to combat a low output resistance. The capacitors were added to isolate the output and input bypassing R_E in our first stage. I wanted to block our DC components and short our AC. I

wanted to ensure that our I_{B2} was 20 times smaller than our I_{C1} . Another method would be implementing a DC-blocking capacitor and bias the second stage with another voltage divider.

The values calculated during the prelab reflect those in our Multisim circuit. The discrepancy can attest to that around $\pm 1\%$. Factors such as clipping and voltage swings were specifications I was unable to meet or fully understand. The frequency response was also another point in question.

In summary, my designed circuit implemented a two-stage CE-CC. The measured values resemble the ones used in the Multisim IDE. All subsequent calculations are included in the Appendix.

5. Appendix:

1

L)
$$gm = 40 \text{ Ic} = 40(0.25)$$

 $gm = 10 \text{ mS}$
 $am = (0.8)$

L>
$$gm = 40 \text{ Ic} = 40(0.25)$$

 $gm = 10 \text{ mS}$
 $gm = (0.8)$
 $l + gmRe_1$
 $l + (10) Re_1$
 $l + (10) Re_1$

$$\rightarrow R$$
: = $\frac{\beta}{9m} + (\beta + 1) R_{E_1} = \frac{100}{10} + 101(0.2)$

$$Rin = R_1 / R_2 / R_1 \qquad \longrightarrow R_1 = \frac{\beta}{9m} + (\beta + 1) R_{E_1} = \frac{100}{10} + 101(0.2)$$

$$R_2 = \frac{1}{8} + \frac{1}{10} + \frac{1}{10} + \frac{1}{10} \longrightarrow R_1 / R_2 \ge \left(\frac{1}{20} - \frac{1}{30}\right)^{-1}$$

Ignor
$$T_B$$
: 2.8 $\stackrel{?}{\sim}$ /0. $\frac{R_2}{R_1 + R_2}$

$$\frac{R_1 + R_2}{R_2} = 3.97 \text{ (3)}$$

$$R_1 = 3.97 R_2$$

$$R_1 = 3.97 R_2$$

CC Slege:

$$I_{E2} = (\beta+1) I_{B2}$$

= 101(0.0125)
 $I_{E2} = 1.2625 \text{ mA}$

Then
$$RE_2 = 8.4 - 0.1884 - 9.2116$$

Chyc in R:

Advine Rin = 20k 2

I= 0.13 mA << 0.25 mA

