

Calvin Truong  
ECE 3300L-03  
Dr. Nazari  
9/24/18

Pre-Lab 4

1)  
clk\_gen.v

```
1  timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Module: clk_gen
4  // Engineer: Calvin Truong
5  //
6
7  module clk_gen(Clk100MHz, reset_n, Clk1KHzEn);
8      input Clk100MHz, reset_n;
9      output Clk1KHzEn;
10
11      localparam MAX_COUNT = 9;
12      reg Clk1KHzEn = 0;
13      reg [16:0] cnt = 0;
14
15      always @(posedge Clk100MHz)
16      begin
17          if (!reset_n)
18              cnt <= 0;
19          else if (cnt == MAX_COUNT)
20              cnt <= 0;
21          else
22              cnt <= cnt + 1;
23      end
24
25      always @(posedge Clk100MHz)
26      begin
27          if (!reset_n)
28              Clk1KHzEn <= 0;
29          else if (cnt == MAX_COUNT)
30              Clk1KHzEn <= 1;
31          else
32              Clk1KHzEn <= 0;
33      end
34  endmodule
```

2)

data\_gen.v

```
1 | `timescale 1ns / 1ps
2 | //////////////////////////////////////
3 | // Module:data_gen
4 | // Engineer: Calvin Truong
5 | //
6 |
7 | module data_gen(X, Y, Data, XDP);
8 |     input [3:0] X;
9 |     input [1:0] Y;
10 |     output reg [31:0] Data;
11 |     output reg [7:0] XDP;
12 |
13 |     always @ (X or Y)
14 |     begin
15 |         Data = {28'hECE3300,X};
16 |         XDP = {6'b010101, Y};
17 |     end
18 | endmodule
```

3)

counter.v

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////
3  // Module: counter
4  // Engineer: Calvin Truong
5  //
6
7  module counter(Clk100MHz, Clk1KHzEn, reset_n, NumDigits, cnt);
8      input Clk100MHz, Clk1KHzEn, reset_n;
9      input [2:0] NumDigits;
10     output reg [2:0] cnt = 0;
11
12     always @ (posedge Clk1KHzEn)
13     begin
14         if(!reset_n)
15             cnt <= 0;
16         else if(NumDigits == 0)
17             cnt <= 3'b000;
18         else if(cnt == NumDigits)
19             cnt <= 3'b000;
20         else if (NumDigits > 1)
21             cnt <= cnt + 1;
22     end
23 endmodule
```

seven\_seg\_display.v

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////
3  // Module: seven_seg_display
4  // Engineer: Calvin Truong
5  //
6
7  module seven_seg_display(Clk100MHz, Clk1KHzEn, NumDigits, Data, XDP, reset_n, CA, CB, CC, CD, CE, CF, CG, DP, AN);
8      input Clk100MHz, Clk1KHzEn, reset_n;
9      input [2:0] NumDigits;
10     input [31:0] Data;
11     input [7:0] XDP;
12     output CA, CB, CC, CD, CE, CF, CG;
13     output reg DP;
14     output [7:0] AN;
15
16     wire [2:0] DigitSelect;
17     wire[6:0] wireDec;
18     reg [3:0] D;
19
20     //module counter(clk100MHz, clk1KHzEn, reset_n, NumDigits, count);
21     counter u_counter(.Clk100MHz(Clk100MHz),
22                       .Clk1KHzEn(Clk1KHzEn),
23                       .reset_n(reset_n),
```

```

24         .NumDigits(NumDigits),
25         .cnt(DigitSelect)
26     );
27
28     //module decoder_3_8(X, En, Yout);
29     decoder_3_8 u_decoder_3_8(.X(DigitSelect),
30         .En(1'b1),
31         .Yout(AN)
32     );
33
34     //multiplexer with the block
35     always @ (posedge Clk100MHz)
36     begin
37         case (DigitSelect)
38             3'b000: {DP,D} <= {XDP[0], Data[3:0]};
39             3'b001: {DP,D} <= {XDP[1], Data[7:4]};
40             3'b010: {DP,D} <= {XDP[2], Data[11:8]};
41             3'b011: {DP,D} <= {XDP[3], Data[15:12]};
42             3'b100: {DP,D} <= {XDP[4], Data[19:16]};
43             3'b101: {DP,D} <= {XDP[5], Data[23:20]};
44             3'b110: {DP,D} <= {XDP[6], Data[27:24]};
45             3'b111: {DP,D} <= {XDP[7], Data[31:28]};
46         endcase
47     end
48
49     seven_segment_decoder u_seven_segment_decoder(.X(D),
50         .Dec(wireDec)
51     );
52     assign CA = wireDec[6];
53     assign CB = wireDec[5];
54     assign CC = wireDec[4];
55     assign CD = wireDec[3];
56     assign CE = wireDec[2];
57     assign CF = wireDec[1];
58     assign CG = wireDec[0];
59 endmodule

```

4)

Lab4\_top.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Module:lab4_top
4  // Engineer: Calvin Truong
5  //
6
7  module lab4_top(Clk100MHz, NumDigits, Sw, BTNC, CA, CB, CC, CD, CE, CF, CG, DP, AN);
8      input Clk100MHz, BTNC;
9      input [2:0] NumDigits;
10     input [5:0] Sw;
11     output CA, CB, CC, CD, CE, CF, CG, DP;
12     output [7:0] AN;
13     wire reset_n;
14     wire Clk1KHzEn;
15     wire [7:0] XDP;
16     wire [31:0] Data;
17
18     not (reset_n, BTNC);
19
20     clk_gen u_clk_gen(.Clk100MHz(Clk100MHz),
21                      .reset_n(reset_n),
22                      .Clk1KHzEn(Clk1KHzEn)
23                      );
24
25     data_gen u_data_gen(.X(Sw[3:0]),
26                       .Y(Sw[5:4]),
27                       .Data(Data),
28                       .XDP(XDP)
29                       );
30
31     seven_seg_display u_seven_seg_display(.Clk100MHz(Clk100MHz),
32                                           .Clk1KHzEn(Clk1KHzEn),
33                                           .NumDigits(NumDigits),
34                                           .Data(Data),
35                                           .XDP(XDP),
36                                           .reset_n(reset_n),
37                                           .CA(CA),
38                                           .CB(CB),
39                                           .CC(CC),
40                                           .CD(CD),
41                                           .CE(CE),
42                                           .CF(CF),
43                                           .CG(CG),
44                                           .DP(DP),
45                                           .AN(AN)
46                                           );
47     assign reset_n = ~BTNC;
48 endmodule
```

5)

Lab4\_tb.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Module: lab4_tb
4  // Engineer: Calvin Truong
5  //
6
7  module lab4_tb();
8      reg Clk100MHz, BTNC;
9      reg [2:0] NumDigits;
10     reg [5:0] Sw;
11
12     wire CA, CB, CC, CD, CE, CF, CG, DP;
13     wire [7:0] AN;
14
15     lab4_top u_lab4_top (.Clk100MHz(Clk100MHz),
16                         .NumDigits(NumDigits),
17                         .Sw(Sw),
18                         .BTNC(BTNC),
19                         .CA(CA),
20                         .CB(CB),
21                         .CC(CC),
22                         .CD(CD),
23                         .CE(CE),
24                         .CF(CF),
25                         .CG(CG),
26                         .DP(DP),
27                         .AN(AN)
28                     );
29
30     initial
31     begin
32         Clk100MHz = 0;
33         BTNC = 0;
34         NumDigits = 7;
35         Sw = 0;
36     end
37     always #5 Clk100MHz = ~Clk100MHz;
38 endmodule
```

6) Simulation Result









