```
Calvin Truong
ECE 3300L-03
Dr. Nazari
9/24/18
```

Pre-Lab 4

1) clk_gen.v

```
1
         'timescale lns / lps
2 🖯
         :// Module:clk gen
4 !
         // Engineer: Calvin Truong
5 🖨
6 !
7 🖯
         module clk gen(Clk100MHz, reset n, Clk1KHzEn);
8
            input Clk100MHz, reset n;
9
            output ClklKHzEn;
10
11 :
            localparam MAX COUNT = 9;
12
            reg ClklKHzEn = 0;
13 '
            reg [16:0] cnt = 0;
14
15 🖯
            always @ (posedge Clk100MHz)
16 🖯
                begin
17 🖯
                    if (!reset n)
18 :
                        cnt <= 0;
19 🖯
                    else if (cnt == MAX COUNT)
20 '
                        cnt <= 0;
21 :
                    else
22 🖨
                        cnt <= cnt + 1;
23 🖹
                end
24 :
25 ⊖ ○
            always @(posedge Clk100MHz)
26 □
                begin
27 🖨
                    if (!reset_n)
28 :
                        ClklKHzEn <= 0;
29 🖯
                    else if (cnt == MAX COUNT)
30 !
                        ClklKHzEn <= 1;
31
                    else
32 A O
                        ClklKHzEn <= 0;
33 (
                end
         endmodule
```

```
1 !
        timescale lns / lps
2 🖯
        // Module:data gen
3 1
        :// Engineer: Calvin Truong
4 !
5 🖨
        11
6 !
7 🖯
        module data_gen(X, Y, Data, XDP);
8
           input [3:0] X;
9 ;
           input [1:0] Y;
10
           output reg [31:0] Data;
11 :
           output reg [7:0] XDP;
12 :
13 🖯
          always @ (X or Y)
14 🖯
              begin
15
                  Data = {28'hECE3300, X};
16 ;
                  XDP = \{6'b010101, Y\};
17 🖨
              end
18 🖹
       endmodule
```

3) counter.v

```
1
        timescale lns / lps
 2 🖯
        3 1
        // Module:counter
 4 !
        :// Engineer: Calvin Truong
 5 🖨
        11
 6 !
 7 🖯
        module counter(Clk100MHz, Clk1KHzEn, reset n, NumDigits, cnt);
 8 :
            input Clk100MHz, Clk1KHzEn, reset n;
 9
           input [2:0] NumDigits;
10
            output reg [2:0] cnt = 0;
11 !
12 🖯
            always @ (posedge ClklKHzEn)
13 □
                begin
14 🖯
                    if (!reset n)
15 '
                       cnt <= 0;
16 🖯
                   else if (NumDigits == 0)
17
                       cnt <= 3'b0000;
18 🖯
                   else if (cnt == NumDigits)
19
                       cnt <= 3'b0000;
20 □
                   else if (NumDigits > 1)
21 🖯
                       cnt <= cnt + 1;
22 (
                end
23 🗎
         endmodule
```

seven seg display.v

```
1
         timescale lns / lps
2 🖯
3 :
         :// Module: seven seg display
 4 !
         // Engineer: Calvin Truong
5 🖨
 6
 7 🖯
         module seven_seg_display(C1k100MHz, C1k1KHzEn, NumDigits, Data, XDP, reset_n, CA, CB, CC, CD, CE, CF, CG, DP, AN);
             input Clk100MHz, Clk1KHzEn, reset n;
 9
             input [2:0] NumDigits;
            input [31:0] Data;
10
11
            input [7:0] XDP;
            output CA, CB, CC, CD, CE, CF, CG;
13
            output reg DP;
14
            output [7:0] AN;
15
             wire [2:0] DigitSelect;
16
17
             wire[6:0] wireDec;
18
             reg [3:0] D;
19
             //module counter(clk100MHz, clk1KHzEn, reset n, NumDigits, count);
20 :
21 :
            counter u counter (.Clk100MHz (Clk100MHz),
22
                               .ClklKHzEn(ClklKHzEn),
23 :
                               .reset_n(reset_n),
```

```
24
                                .NumDigits (NumDigits),
25
                                .cnt(DigitSelect)
26
                                );
27
28
              //module decoder 3 8(X, En, Yout);
29
              decoder_3_8 u_decoder_3_8(.X(DigitSelect),
                                        .En(1'b1),
30
31
                                        . Yout (AN)
32
33
34
              //multiplexer with the block
35 ⊖
             always @ (posedge Clk100MHz)
36 ⊖
                 begin
37 ⊡
                      case (DigitSelect)
38
                          3'b000: {DP,D} <= {XDP[0], Data[3:0]};
39 ;
                          3'b001: {DP,D} <= {XDP[1], Data[7:4]};
40
                          3'b010: {DP,D} <= {XDP[2], Data[11:8]};
41
                          3'b011: {DP,D} <= {XDP[3], Data[15:12]};
                          3'b100: {DP,D} <= {XDP[4], Data[19:16]};
42 :
43
                          3'bl01: {DP,D} <= {XDP[5], Data[23:20]};
44 :
                          3'b110: {DP,D} <= {XDP[6], Data[27:24]};
45
                          3'bll1: {DP,D} <= {XDP[7], Data[31:28]};
46 🗎
                      endcase
47 ⊖
             end
48
49
         {\tt seven\_segment\_decoder} \ u\_{\tt seven\_segment\_decoder} \ (.{\tt X} \ ({\tt D}) \ ,
50
                                                         .Dec(wireDec)
51
                                                         );
52
        assign CA = wireDec[6];
53
        assign CB = wireDec[5];
54
        assign CC = wireDec[4];
55
        assign CD = wireDec[3];
        assign CE = wireDec[2];
56
57
        assign CF = wireDec[1];
58
        assign CG = wireDec[0];
59 @ endmodule
```

```
4)
```

```
Lab4_top.v
```

```
1 'timescale lns / lps
3 : // Module:lab4 top
4 : // Engineer: Calvin Truong
5 0 //
6 :
7 - module lab4 top(Clk100MHz, NumDigits, Sw, BTNC, CA, CB, CC, CD, CE, CF, CG, DP, AN);
         input Clk100MHz, BTNC;
9
        input [2:0] NumDigits;
10
        input [5:0] Sw;
11
        output CA, CB, CC, CD, CE, CF, CG, DP;
12
       output [7:0] AN;
13
        wire reset n;
14
        wire ClklKHzEn;
15
       wire [7:0] XDP;
       wire [31:0] Data;
16
17
18
        not (reset n, BTNC);
19
20
         clk gen u clk gen (.Clk100MHz (Clk100MHz),
21
                          .reset n(reset n),
22
                          .ClklKHzEn (ClklKHzEn)
23
                        );
24
25
        data_gen u_data_gen(.X(Sw[3:0]),
26
                          .Y(Sw[5:4]),
27
                          .Data (Data),
28
                          .XDP(XDP)
29
                          );
30
31
        seven_seg_display u_seven_seg_display(.Clkl00MHz(Clkl00MHz),
32
                                           .ClklKHzEn (ClklKHzEn),
33
                                           .NumDigits (NumDigits),
34
                                           . Data (Data),
35
                                           .XDP(XDP),
36
                                           .reset_n(reset_n),
37
                                           .CA(CA),
38
                                           .CB(CB),
39
                                           .CC(CC),
40
                                           .CD(CD),
41
                                           .CE (CE),
42
                                           .CF(CF),
43
                                           .CG(CG),
44
                                           .DP(DP),
45
                                           .AN(AN)
46
                                          );
47
        assign reset_n = ~BTNC;
48 endmodule
```

```
5)
Lab4 tb.v
 1 'timescale lns / lps
 // Module: lab4 tb
 4
    // Engineer: Calvin Truong
 5 0 //
 6
 7 - module lab4 tb();
         reg Clk100MHz, BTNC;
 9 !
         reg [2:0] NumDigits;
 10
         reg [5:0] Sw;
 11
 12
         wire CA, CB, CC, CD, CE, CF, CG, DP;
 13 !
         wire [7:0] AN;
 14
 15
         lab4_top u_lab4_top (.Clk100MHz(Clk100MHz),
 16
                             .NumDigits (NumDigits),
 17
                             .Sw(Sw),
 18
                             .BINC (BINC) ,
 19
                             .CA(CA),
 20
                             .CB(CB),
 21
                             .CC(CC),
 22
                             .CD(CD),
 23
                         .CE(CE),
 24
                         .CF(CF),
 25
                         .CG(CG),
 26
                         .DP(DP),
 27
                         .AN(AN)
 28
                         );
 29
 30 🖯
        initial
 31 ⊖
           begin
 32
               ClkloomHz = 0;
              BTNC = 0;
 33 ;
 34
              NumDigits = 7;
 35
               Sw = 0:
 36 🖨
```


37


38 endmodule

always #5 Clk100MHz = ~Clk100MHz;

6) Simulation Result

If reset_n
 Calvin Truong





Name	Value	350 ns	400 ns	450 ns	500 ns	550 ns	600 ns	650 ns
⊌ CG	1							
₩ DP	0							
∨ W AN[7:0]	11111110	11110111	11101	111	11011	111 X	101111	11
14 [7]	1							
l a [6]	1							
1₫ [5]	1							
[4]	1							
l a [3]	1							
l [2]	1							
T& [1]	1							
l⊌ [0]	0							
₩ reset_n	1							
Calvin Truong				<u> </u>	W 27			

