

Csynth latency

1	
2	
3	
4	=====
5	== Vitis HLS Report for 'top_kernel'
6	=====
7	* Date: Sun Jan 18 13:13:25 2026
8	
9	* Version: 2025.1.1 (Build 6214317 on Sep 11 2025)
10	* Project: project_1
11	* Solution: hls (Vivado IP Flow Target)
12	* Product family: zynqplus
13	* Target device: xczu3eg-sbva484-1-e
14	
15	=====
16	== Performance Estimates
17	=====
18	+ Timing:
19	* Summary:
20	+-----+-----+-----+-----+
21	Clock Target Estimated Uncertainty
22	+-----+-----+-----+-----+
23	ap_clk 10.00 ns 7.300 ns 2.70 ns
24	+-----+-----+-----+-----+
25	
26	+ Latency:
27	* Summary:
28	+-----+-----+-----+-----+-----+-----+
29	Latency (cycles) Latency (absolute) Interval Pipeline
30	min max min max min max Type
31	+-----+-----+-----+-----+-----+-----+
32	117 117 1.170 us 1.170 us 100 100 loop auto-rewind stp (delay=0 clock cycles(s))
33	+-----+-----+-----+-----+-----+-----+
34	

Cosim latency and clock period

1	Report time	: Sun Jan 18 13:14:17 EST 2026.
2	Solution	: hls.
3	Simulation tool	: xsim.
4		
5		
6		
7		
8		
9		
10		
11		
12		
13		

		Latency(Clock Cycles)			Interval(Clock Cycles)			Total Execution Time
		min	avg	max	min	avg	max	(Clock Cycles)
VHDL	NA	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	140	140	140	NA	NA	NA	140

Post implementation resource utilization

```
1
2
3 Implementation tool: Xilinx Vivado v.2025.1.1
4 Project:          project_1
5 Solution:         hls
6 Device target:    xczu3eg-sbva484-1-e
7 Report date:      Sun Jan 18 13:22:49 EST 2026
8
9 #=== Post-Implementation Resource usage ===
10 SLICE:            0
11 LUT:              1906
12 FF:              3019
13 DSP:             3
14 BRAM:            2
15 URAM:            0
16 LATCH:           0
17 SRL:             216
18 CLB:             472
19
20 #=== Final timing ===
21 CP required:      10.000
22 CP achieved post-synthesis: 2.779
23 CP achieved post-implementation: 2.845
24 Timing met
25
```