











ADS7950, ADS7951, ADS7952, ADS7953, ADS7954, ADS7955 ADS7956, ADS7957, ADS7958, ADS7959, ADS7960, ADS7961

SLAS605B - JUNE 2008-REVISED JULY 2015

# ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial **Interface ADCs**


#### **Features**

- 1-MHz Sample Rate Serial Devices
- Product Family of 12/10/8-Bit Resolution
- Zero Latency
- 20-MHz Serial Interface
- Analog Supply Range: 2.7 to 5.25 V
- I/O Supply Range: 1.7 to 5.25 V
- Two SW Selectable Unipolar, Input Ranges: 0 to 2.5 V and 0 to 5 V
- Auto and Manual Modes for Channel Selection
- 12, 8, 4-Channel Devices can Share 16 Channel **Device Footprint**
- Two Programmable Alarm Levels per Channel
- Four Individually Configurable GPIOs for TSSOP package devices. One GPIO for QFN devices
- Typical Power Dissipation: 14.5 mW (+VA = 5 V. +VBD = 3V) at 1 MSPS
- Power-Down Current (1 µA)
- Input Bandwidth (47 MHz at 3 dB)
- 38-,30-Pin TSSOP and 32-,24-Pin QFN Packages

### Applications

- PLC / IPC
- **Battery Powered Systems**
- Medical Instrumentation
- Digital Power Supplies
- **Touch Screen Controllers**
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

#### **Detailed Block Diagram**



# 3 Description

The ADS79xx is a 12/10/8-bit multichannel analog-todigital converter family. The following table shows all twelve devices from this product family.

The devices include a capacitor based SAR A/D converter with inherent sample and hold.

The devices accept a wide analog supply range from 2.7 V to 5.25 V. Very low power consumption makes these devices suitable for battery-powered and isolated power supply applications.

A wide 1.7-V to 5.25-V I/O supply range facilitates a glue-less interface with the most commonly used CMOS digital hosts.

The serial interface is controlled by  $\overline{\text{CS}}$  and SCLK for easy connection with microprocessors and DSP.

The input signal is sampled with the falling edge of CS. It uses SCLK for conversion, serial data output, and reading serial data in. The devices allow auto sequencing of preselected channels or manual selection of a channel for the next conversion cycle.

There are two software selectable input ranges (0 V to 2.5 V and 0 V to 5 V), four individually configurable GPIOs (in case of TSSOP package devices), and two programmable alarm thresholds per channel. These features make the devices suitable for most data acquisition applications.

The devices offer an attractive power-down feature. This is extremely useful for power saving when the device is operated at lower conversion speeds.

The 16/12-channel devices from this family are available in a 38-pin TSSOP and 32 pin VQFN package and the 4/8-channel devices are available in a 30-pin TSSOP and 24 pin VQFN packages.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE BODY SIZE (N			
	TSSOP (30)	7.80 mm × 4.40 mm		
ADS79xx	VQFN (24)	4.00 mm × 4.00 mm		
ADS/9XX	TSSOP (38)	9.70 mm × 4.40 mm		
	VQFN (32)	5.00 mm × 5.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



### **Table of Contents**

26
27
27
27
37
tation 42
42
44
dations 47
48
48
48
n Support49
49
49
49
49
Caution49
49
nd Orderable
50
 C

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (April 2010) to Revision B

Page

#### Changes from Original (June 2008) to Revision A

Page

•	Added QFN information to Features	1
•	Added QFN information to Description	1
•	Changed VEE to AGND and VCC to +VA on 38-pin TSSOP pinout	4
•	Added QFN pinout	. 4
•	Added QFN pinout	. 4
•	Added QFN pinout	
•	Added QFN pinout	
•	Added terminal functions for QFN packages	
•	Changed ADS7950/4/8 QFN package MXO pin from 7 to 3	7
•	Changed thermal impedance for DBT package in absolute maximum ratings	
•	Changed thermal impedance for RHB package in absolute maximum ratings	8
•	Changed thermal impedance for RGE package in absolute maximum ratings	8
•	Added V <sub>ref</sub> = 2.5 V ± 0.1 V to <i>Electrical Characteristics</i> , ADS7950/51/52/53	10
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	10
•	Added while 2Vref ≤ +VA to Absolute input range span range 2 test conditions	10
•	Added Total unadjusted error (TUE) specification	10





www.ti.com

SLAS605B -JUNE 2008-REVISED JULY 2015


•	Added Note to Electrical Characteristics, ADS7950/51/52/53	11
•	Added V <sub>ref</sub> = 2.5 V ± 0.1 V to <i>Electrical Characteristics</i> , ADS7954/55/56/57 test conditions	12
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	12
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	12
•	Changed V <sub>ref</sub> reference voltage at REFP min value from 2.49 V to 2.0 V	12
•	Changed V <sub>ref</sub> reference voltage at REFP max value from 2.51 V to 3.0 V	12
•	Added V <sub>ref</sub> = 2.5 V ± 0.1 V to <i>Electrical Characteristics</i> , ADS7958/59/60/61 test conditions	13
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	13
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	13
•	Changed V <sub>ref</sub> reference voltage at REFP min value from 2.49 V to 2.0 V	14
•	Changed V <sub>ref</sub> reference voltage at REFP max value from 2.51 V to 3.0 V	14
•	Changed t <sub>su1</sub> values from max to min	15
•	Changed t <sub>su2</sub> values from max to min	15
•	Added TOTAL UNADJUSTED ERROR (TUE Max) graph	23
•	Added TOTAL UNADJUSTED ERROR (TUE Min) graph	23
•	Changed GPIO pins description	26
•	Added device powerdown through GPIO in the case of the TSSOP packaged devices	26
•	Added note to Table 1	. 31
•	Added note to Table 2	33
•	Added note to Table 5	36
•	Added note to Programming GPIO Registers description	38
•	Added QFN information to Table 11	39
•	Changed DI12 = 1? from No or No to Yes or No in Figure 56	40
•	Added note to Figure 57	. 42





# 5 Device Comparison Table


NUMBER OF CHANNELS		RESOLUTION	
NUMBER OF CHANNELS	12 BIT	10 BIT	8 BIT
16	ADS7953	ADS7957	ADS7961
12	ADS7952	ADS7956	ADS7960
8	ADS7951	ADS7955	ADS7959
4	ADS7950	ADS7954	ADS7958

# 6 Pin Configuration and Functions










**RGE Package** 





### **Pin Functions: TSSOP Packages**

PIN PUNCTIONS. 1330F Fackages						
NAME	ADS7953 ADS7957 ADS7961	ADS7952 ADS7956 ADS7960	ADS7951 ADS7955 ADS7959	ADS7950 ADS7954 ADS7958	I/O	DESCRIPTION
REFERENCE						
REFP	4	4	4	4	1	Reference input
REFM	3	3	3	3	I	Reference ground
ADC ANALOG	INPUT					
AINP	8	8	8	8	I	Signal input to ADC
AINM	9	9	9	9	I	ADC input ground
MULTIPLEXE	R					•
MXO	7	7	7	7	0	Multiplexer output
Ch0	28	28	20	20	I	
Ch1	27	27	19	18	I	
Ch2	26	26	18	14	I	
Ch3	25	25	17	12	I	
Ch4	24	24	14	_	I	
Ch5	23	23	13	_	I	
Ch6	22	22	12	_	I	
Ch7	21	21	11	_	I	Analas abanala farmultinlavan
Ch8	18	18	_	_	I	Analog channels for multiplexer
Ch9	17	17	1	_	I	
Ch10	16	16	1	_	I	
Ch11	15	15	1	_	I	
Ch12	14	_	_	_	I	
Ch13	13	_	_	_	I	
Ch14	12	_	_	_	I	
Ch15	11	_	_	_	I	
DIGITAL CON	TROL SIGNA	LS				
<del>CS</del>	31	31	23	23	I	Chip select input
SCLK	32	32	24	24	I	Serial clock input
SDI	33	33	25	25	I	Serial data input
SDO	34	34	26	26	0	Serial data output



# Pin Functions: TSSOP Packages (continued)

		PIN							
NAME	ADS7953 ADS7957 ADS7961	ADS7952 ADS7956 ADS7960	ADS7951 ADS7955 ADS7959	ADS7950 ADS7954 ADS7958	I/O	DESCRIPTION			
GENERAL PURPOSE INPUTS / OUTPUTS <sup>(1)</sup>									
GPIO0					I/O	General purpose input or output			
High alarm or High/Low alarm	37	37	29	29	0	Active high output indicating high alarm or high/low alarm depending on programming			
GPIO1	20	20	20	20	I/O	General purpose input or output			
Low alarm	38	38	30	30	0	Active high output indicating low alarm			
GPIO2	1	1	1	1	I/O	General purpose input or output			
Range	I	ı	-	1	I	Selects range: High -> Range 2 / Low -> Range 1			
GPIO3	2	2	2	2	I/O	General purpose input or output			
PD	2	2	2	2	I	Active low power-down input			
POWER SUPP	PLY AND GRO	DUND							
+VA	5, 29	5, 29	5, 21	5, 21	_	Analog power supply			
AGND	6, 10, 19, 20, 30	6, 10, 19, 20, 30	6, 10, 22	6, 10, 22	_	Analog ground			
+VBD	36	36	28	28	_	Digital I/O supply			
BDGND	35	35	27	27	_	Digital ground			
NC PINS									
_	_	11, 12, 13, 14	15, 16	11, 13, 15, 16, 17, 19	_	Pins internally not connected, do not float these pins			

<sup>(1)</sup> These pins have programmable dual functionality. Refer to Table 12 for functionality programming

SLAS605B - JUNE 2008 - REVISED JULY 2015



Pin Functions: VQFN Packages PIN **ADS7953** ADS7952 ADS7951 ADS7950 I/O **DESCRIPTION PIN NAME** ADS7957 ADS7955 ADS7954 **ADS7956** ADS7961 **ADS7960 ADS7959 ADS7958** REFERENCE **REFP** 31 31 24 24 ı Reference input **REFM** 30 30 23 23 Reference ground ADC ANALOG INPUT **AINP** 3 4 4 1 Signal input to ADC **AINM** 4 5 5 4 ı ADC input ground **MULTIPLEXER** MXO 2 2 3 3 0 Multiplexer output Ch0 20 18 13 11 1 Ch1 19 17 12 10 1 Ch2 16 9 18 11 1 Ch3 17 15 10 8 1 Ch4 16 14 9 ı 8 Ch<sub>5</sub> 15 13 1 Ch6 14 12 7 1 6 Ch7 13 11 1 Analog-input channels for multiplexer Ch8 12 10 ı Ch9 11 9 ı Ch10 10 8 1 Ch11 9 7 1 Ch12 8 1 7 Ch13 1 Ch14 6 ı 5 Ch15 1 **DIGITAL CONTROL SIGNALS** CS 23 23 16 16 ı Chip select input **SCLK** 24 24 17 17 1 Serial clock input SDI 25 25 18 18 ı Serial data input SDO 0 26 26 19 19 Serial data output GENERAL PURPOSE INPUT / OUTPUT(1) GPIO0 I/O General purpose input or output High alarm or 29 29 22 22 Active high output indicating high alarm or high/low High/Low 0 alarm depending on programming alarm POWER SUPPLY AND GROUND +VA 21, 32 21, 32 1, 14 Analog power supply 1, 14 **AGND** 1, 22 1, 22 2, 15 2, 15 Analog ground +VBD 28 28 21 21 Digital I/O supply **BDGND** 27 27 20 20 Digital ground **NC PINS** 

5, 6, 19,

Pins internally not connected, do not float these pins

6, 7, 12, 13

<sup>(1)</sup> This pin has programmable dual functionality. Refer to Table 12 for functionality programming.



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

	MIN	MAX	UNIT
AINP or CHn to AGND	-0.3	VA +0.3	V
+VA to AGND, +VBD to BDGND	-0.3	7	V
Digital input voltage to BDGND	-0.3	7	V
Digital output to BDGND	-0.3	VA + 0.3	V
Power dissipation		(T <sub>J</sub> Max–T <sub>A</sub> )/θ <sub>JA</sub>	
θ <sub>JA</sub> thermal impedance, DBT Package		100.6	°C/W
θ <sub>JA</sub> thermal impedance, RHB Package		34	°C/W
$\theta_{JA}$ thermal impedance, RGE Package		38	°C/W
Operating temperature	-40	125	°C
Junction temperature (T <sub>J</sub> Max)		150	°C
Storage temperature (T <sub>stg</sub> )	<b>–65</b>	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{(+VA)}$	Analog power-supply voltage	2.7	3.3	5.25	V
V <sub>(+VBD)</sub>	Digital I/O-supply voltage	1.7	3.3	$V_{(+VA)}$	V
$V_{(REF)}$	Reference voltage	2	2.5	3	V
$f_{(SCLK)}$	SCLK frequency			20	MHz
T <sub>A</sub>	Operating temperature range	-40		125	°C

<sup>(2)</sup> DBT packaged versions of ADS79xx family devices are rated for MSL2 260°C per the JSTD-020 specifications and the RGE and RHB packaged versions of ADS79xx family devices are rated for MSL3 260C per JSTD-020 specifications

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.4 Thermal Information: TSSP

		ADS		
	THERMAL METRIC <sup>(1)</sup>	DBT (TSSP)	DBT (TSSP)	UNIT
		38 PINS	30 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.6	89.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.8	22.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.7	43.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.1	42.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 7.5 Thermal Information: VQFN

		ADS7953, ADS	ADS7953, ADS7957, ADS7961		
	THERMAL METRIC <sup>(1)</sup>	RHB (VQFN)	RGE (VQFN)	UNIT	
		32 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.6	36.9	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.1	39.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	13.1	14.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.8	0.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	13	14.8	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	5.7	5.6	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



### 7.6 Electrical Characteristics: ADS7950/51/52/53

VA = 2.7 V to 5.25 V, VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  = -40°C to 125°C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT	·			<u> </u>	
Full (1)	Range 1	0		Vref	V
Full-scale input span <sup>(1)</sup>	Range 2 while 2Vref ≤ +VA	0		2*Vref	V
Abaduta input ranga	Range 1	-0.2		VREF +0.2	V
Absolute input range	Range 2 while 2Vref ≤ +VA	-0.2		2*VREF +0.2	V
Input capacitance			15		ρF
Input leakage current	T <sub>A</sub> = 125°C		61		nA
SYSTEM PERFORMANCE					
Resolution			12		Bits
No missing codes	ADS795XSB (2)	12			Bits
No missing codes	ADS795XS <sup>(2)</sup>	11			DIIS
Integral linearity	ADS795XSB <sup>(2)</sup>	-1	±0.5	1	LSB <sup>(3)</sup>
Integral linearity	ADS795XS <sup>(2)</sup>	-1.5	±0.75	1.5	LSB
Differential linearity	ADS795XSB <sup>(2)</sup>	-1	±0.5	1	LSB
Differential linearity	ADS795XS <sup>(2)</sup>	-2	±0.75	1.5	LSB
Offset error <sup>(4)</sup>		-3.5	±1.1	3.5	LSB
Cain aman	Range 1	-2	±0.2	2	LSB
Gain error	Range 2		±0.2		LSB
Total unadjusted error (TUE)			±2		LSB
SAMPLING DYNAMICS					
Conversion time	20 MHz sclk			800	ns
Acquisition time		325			ns
Maximum throughput rate	20 MHz sclk			1	MHz
Aperture delay			5		ns
Step response			150		ns
Overvoltage recovery			150		ns

<sup>(1)</sup> Ideal input span; does not include gain or offset error.

<sup>(2)</sup> ADS795X, where X indicates 0, 1, 2, or 3

<sup>(3)</sup> LSB means Least Significant Bit.

<sup>(4)</sup> Measured relative to an ideal full-scale input



# Electrical Characteristics: ADS7950/51/52/53 (continued)

VA = 2.7 V to 5.25 V, VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  =  $-40^{\circ}$ C to 125 $^{\circ}$ C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMIC CHARA	CTERISTICS					
Total harmonic disto	ortion <sup>(5)</sup>	100 kHz		-82		dB
Signal-to-noise ratio	)	100 kHz, ADS795XSB <sup>(2)</sup>	70	71.7		dB
		100 kHz, ADS795XS <sup>(2)</sup>	70	71.7		
Signal-to-noise + di	stortion	100 kHz, ADS795XSB <sup>(2)</sup>	69	71.3		dB
		100 kHz, ADS795XS <sup>(2)</sup>	68	71.3		
Spurious free dynar	mic range	100 kHz		84		dB
Small signal bandw	idth	At –3 dB		47		MHz
Channel-to-channel	crosstalk	Any off-channel with 100 kHz, Full-scale input to channel being sampled with DC input (isolation crosstalk).		-95		dB
Chamilei-to-chamei	Ciossiaik	From previously sampled to channel with 100 kHz, Full-scale input to channel being sampled with DC input (memory crosstalk).		-85		ub
EXTERNAL REFER	RENCE INPUT					
V <sub>ref</sub> reference voltage	ge at REFP <sup>(6)</sup>		2	2.5	3	V
Reference resistant	ce			100		kΩ
ALARM SETTING						
Higher threshold rai	nge		0		FFC	Hex
Lower threshold range			0		FFC	Hex
DIGITAL INPUT/OU	JTPUT					
Logic family		CMOS				
V	/ін		0.7*(+VBD )			
	/IL	+VBD = 5 V			8.0	
Logic level V	/IL	+VBD = 3 V			0.4	V
V	′он	At I <sub>source</sub> = 200 μA	Vdd-0.2			
V	OL.	At I <sub>sink</sub> = 200 μA	0.4			
Data format MSB fir	rst		MS	SB First		
POWER SUPPLY F	REQUIREMENTS					
+VA supply voltage			2.7	3.3	5.25	V
+VBD supply voltag	je		1.7	3.3	5.25	V
		At +VA = 2.7 to 3.6 V and 1 MHz throughput		1.8		mA
Committee and the am		At +VA = 2.7 to 3.6 V static state		1.05		mA
Supply current (normal mode)		At +VA = 4.7 to 5.25 V and 1 MHz throughput		2.3	3	mA
		At +VA = 4.7 to 5.25 V static state		1.1	1.5	mA
Power-down state s	supply current			1		μΑ
+VBD supply currer	nt	+VA = 5.25 V, f <sub>s</sub> = 1MHz		1		mA
Power-up time					1	μs
Invalid conversions reset	after power up or				1	Numbers
TEMPERATURE R	ANGE					
Specified performar	nce		-40		125	°C

<sup>5)</sup> Calculated on the first nine harmonics of the input frequency.

<sup>(6)</sup> Device is designed to operate over V<sub>ref</sub> = 2 V to 3 V. However one can expect lower noise performance at V<sub>ref</sub> < 2.4 V. This is due to SNR degradation resulting from lowered signal range.



# 7.7 Electrical Characteristics, ADS7954/55/56/57

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  = -40°C to 125°C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
- II	Range 1	0		Vref	
Full-scale input span <sup>(1)</sup>	Range 2 while 2Vref ≤ +VA	0		2*Vref	V
Absolute input range	Range 1	-0.20		VREF +0.20	V
Absolute input range	Range 2 while 2Vref ≤ +VA	-0.20		2*VREF +0.20	V
Input capacitance			15		ρF
Input leakage current	T <sub>A</sub> = 125°C		61		nA
SYSTEM PERFORMANCE					
Resolution			10		Bits
No missing codes		10			Bits
Integral linearity		-0.5	±0.2	0.5	LSB <sup>(2)</sup>
Differential linearity		-0.5	±0.2	0.5	LSB
Offset error <sup>(3)</sup>		-1.5	±0.5	1.5	LSB
	Range 1	-1	±0.1	1	
Gain error	Range 2		±0.1		LSB
SAMPLING DYNAMICS	·				
Conversion time	20 MHz SCLK			800	ns
Acquisition time		325			ns
Maximum throughput rate	20 MHz SCLK			1	MHz
Aperture delay			5		ns
Step response			150		ns
Overvoltage recovery			150		ns
DYNAMIC CHARACTERISTICS					
Total harmonic distortion <sup>(4)</sup>	100 kHz		-80		dB
Signal-to-noise ratio	100 kHz	60			dB
Signal-to-noise + distortion	100 kHz	60			
Spurious free dynamic range	100 kHz		82		dB
Full power bandwidth	At –3 dB		47		MHz
	Any off-channel with 100 kHz, Full-scale input to channel being sampled with DC input.		<b>-</b> 95		
Channel-to-channel crosstalk	From previously sampled to channel with 100 kHz, Full-scale input to channel being sampled with DC input.		<del>-</del> 85		dB
EXTERNAL REFERENCE INPUT	<del></del>			<del>'</del>	
V <sub>ref</sub> reference voltage at REFP		2	2.5	3	V
Reference resistance			100		kΩ
ALARM SETTING	· · · · · · · · · · · · · · · · · · ·			<u> </u>	
Higher threshold range		000		FFC	Hex
Lower threshold range		000		FFC	Hex

<sup>(1)</sup> Ideal input span; does not include gain or offset error.

<sup>(2)</sup> LSB means Least Significant Bit.

<sup>(3)</sup> Measured relative to an ideal full-scale input

<sup>(4)</sup> Calculated on the first nine harmonics of the input frequency.



# **Electrical Characteristics, ADS7954/55/56/57 (continued)**

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  = -40°C to 125°C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPU	T/OUTPUT	<u>'</u>	'			
Logic family		CMOS				
V <sub>IH</sub>			0.7*(+VBD )			
Logic level	V <sub>IL</sub>	+VBD = 5 V			8.0	
	V <sub>IL</sub>	+VBD = 3 V			0.4	V
	V <sub>OH</sub>	At I <sub>source</sub> = 200 μA	Vdd-0.2			
	$V_{OL}$	At I <sub>sink</sub> = 200 μA	0.4			
Data format MS	SB first		MS	B First		
POWER SUPP	LY REQUIREMENTS					
+VA supply vol	tage		2.7	3.3	5.25	V
+VBD supply v	oltage		1.7	3.3	5.25	V
		At +VA = 2.7 to 3.6 V and 1MHz throughput		1.8		mA
Cumply ourrant	(narmal mada)	At +VA = 2.7 to 3.6 V static state		1.05	1	mA
Supply current	(normal mode)	At +VA = 4.7 to 5.25 V and 1 MHz throughput		2.3	3	mA
		At +VA = 4.7 to 5.25 V static state		1.1	1.5	mA
Power-down st	ate supply current			1		μΑ
+VBD supply c	urrent	+VA = 5.25V, f <sub>s</sub> = 1MHz		1		mA
Power-up time					1	μs
Invalid convers reset	ions after power up or				1	Numbers
TEMPERATUR	RE RANGE					
Specified perfo	rmance		-40		125	°C

### 7.8 Electrical Characteristics, ADS7958/59/60/61

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  = -40°C to 125°C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT		·			
Full-scale input span <sup>(1)</sup>	Range 1	0		Vref	V
Full-scale input span	Range 2 while 2Vref ≤ +VA	0		2*Vref	V
Absolute input range	Range 1	-0.20		VREF +0.2	V
Absolute input range	Range 2 while 2Vref ≤ +VA	-0.20		2*VREF +0.2	V
Input capacitance			15		ρF
Input leakage current	T <sub>A</sub> = 125°C		61		nA
SYSTEM PERFORMANCE					
Resolution			8		Bits
No missing codes		8			Bits
Integral linearity		-0.3	±0.1	0.3	LSB <sup>(2)</sup>
Differential linearity		-0.3	±0.1	0.3	LSB
Offset error <sup>(3)</sup>		-0.5	±0.2	0.5	LSB

- (1) Ideal input span; does not include gain or offset error.
- (2) LSB means Least Significant Bit.
- (3) Measured relative to an ideal full-scale input



# Electrical Characteristics, ADS7958/59/60/61 (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  = -40°C to 125°C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Gain error		Range 1	-0.6		0.6	LSB
Gain enoi		Range 2		±0.1		LSB
SAMPLING DYN	NAMICS					
Conversion time		20 MHz SCLK			800	ns
Acquisition time			325			ns
Maximum throug	hput rate	20 MHz SCLK			1	MHz
Aperture delay				5		ns
Step response				150		ns
Overvoltage reco	overy			150		ns
DYNAMIC CHAI	RACTERISTICS					
Total harmonic o	listortion <sup>(4)</sup>	100 kHz		-75		dB
Signal-to-noise r	atio	100 kHz	49			dB
Signal-to-noise +	distortion	100 kHz	49			
Spurious free dy	namic range	100 kHz		-78		dB
Full power band	width	At –3 dB		47		MHz
		Any off-channel with 100 kHz, Full-scale input to channel being sampled with DC input.		-95		
Channel-to-chan	nel crosstalk	From previously sampled to channel with 100 kHz, Full-scale input to channel being sampled with DC input.		-85		dB
ETERNAL REFE	ERENCE INPUT					
Vref reference vo	oltage at REFP		2	2.5	3	V
Reference resist	ance			100		kΩ
ALARM SETTIN	IG					
Higher threshold	range		000		FF	Hex
Lower threshold	range		000		FF	Hex
DIGITAL INPUT	/OUTPUT					
Logic family		CMOS				
	$V_{IH}$		0.7*(+VBD)			
	$V_{IL}$	+VBD = 5 V			0.8	
Logic level	$V_{IL}$	+VBD = 3 V			0.4	V
	$V_{OH}$	At I <sub>source</sub> = 200 μA	Vdd-0.2			
	V <sub>OL</sub>	At $I_{sink} = 200 \mu A$	0.4			
Data format			MSI	B First		
POWER SUPPL	Y REQUIREMENTS					
+VA supply volta	age		2.7	3.3	5.25	V
+VBD supply voltage			1.7	3.3	5.25	V
Supply current (normal mode)		At +VA = 2.7 to 3.6 V and 1 MHz throughput		1.8		mA
		At +VA = 2.7 to 3.6 V static state		1.05		mA
		At +VA = 4.7 to 5.25 V and 1 MHz throughput		2.3	3	mA
		At +VA = 4.7 to 5.25 V static state		1.1	1.5	mA
Power-down state supply current				1		μΑ
+VBD supply current		$+VA = 5.25V, f_S = 1MHz$		1		mA
Power-up time					1	μs

<sup>(4)</sup> Calculated on the first nine harmonics of the input frequency.



# Electrical Characteristics, ADS7958/59/60/61 (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V,  $V_{ref}$  = 2.5 V  $\pm$  0.1 V,  $T_A$  = -40°C to 125°C,  $f_{sample}$  = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Invalid conversions after power up or reset			1	Numbers
TEMPERATURE RANGE				•
Specified performance		-40	125	°C

# 7.9 Timing Requirements

All specifications typical at  $-40^{\circ}$ C to  $125^{\circ}$ C, +VA = 2.7 V to 5.25 V (unless otherwise specified)<sup>(1)(2)</sup> (see Figure 1, Figure 2, Figure 3, and Figure 4)

			MIN NO	OM MAX	UNIT
		+VBD = 1.8 V		16	
conv	Conversion time	+VBD = 3 V		16	SCLK
		+VBD = 5 V		16	
		+VBD = 1.8 V	40		
$t_q$	Minimum quiet sampling time needed from bus 3- state to start of next conversion	+VBD = 3 V	40		ns
•	state to start of flext conversion	+VBD = 5 V	40		
		+VBD = 1.8 V		38	
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ low to first data (DO–15) out	+VBD = 3 V		27	ns
		+VBD = 5 V		17	
		+VBD = 1.8 V	8		
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ low to first rising edge of SCLK	+VBD = 3 V	6		ns
		+VBD = 5 V	4		
		+VBD = 1.8 V		35	
t <sub>d2</sub>	Delay time, SCLK falling to SDO next data bit valid	+VBD = 3 V		27	ns
		+VBD = 5 V		17	
		+VBD = 1.8 V	7		
t <sub>h1</sub>	Hold time, SCLK falling to SDO data bit valid	+VBD = 3 V	5		ns
		+VBD = 5 V	3		
		+VBD = 1.8 V		26	
$t_{d3}$	Delay time, 16 <sup>th</sup> SCLK falling edge to SDO 3-state	+VBD = 3 V		22	ns
		+VBD = 5 V		13	
		+VBD = 1.8 V	2		
t <sub>su2</sub>	Setup time, SDI valid to rising edge of SCLK	+VBD = 3 V	3		ns
		+VBD = 5 V	4		
		+VBD = 1.8 V	12		
h2	Hold time, rising edge of SCLK to SDI valid	+VBD = 3 V	10		ns
		+VBD = 5 V	6		
		+VBD = 1.8 V	20		
w1 P	Pulse duration CS high	+VBD = 3 V	20		ns
		+VBD = 5 V	20		
		+VBD = 1.8 V		24	
t <sub>d4</sub>	Delay time CS high to SDO 3-state	+VBD = 3 V		21	ns
	-	+VBD = 5 V		12	

<sup>(1) 1.8</sup>V specifications apply from 1.7 V to 1.9 V, 3 V specifications apply from 2.7 V to 3.6 V, 5 V specifications apply from 4.75 V to 5.25 V

<sup>(2)</sup> With 50-pF load



### **Timing Requirements (continued)**

All specifications typical at  $-40^{\circ}$ C to  $125^{\circ}$ C, +VA = 2.7 V to 5.25 V (unless otherwise specified)<sup>(1)(2)</sup> (see Figure 1, Figure 2, Figure 3, and Figure 4)

			MIN	NOM	MAX	UNIT	
		+VBD = 1.8 V	20				
t <sub>wh</sub>	Pulse duration SCLK high	+VBD = 3 V	20			ns	
		+VBD = 5 V	20				
		+VBD = 1.8 V	20				
t <sub>wl</sub>	Pulse duration SCLK low	+VBD = 3 V	20			ns	
		+VBD = 5 V	20				
		+VBD = 1.8 V			20		
	Frequency SCLK	+VBD = 3 V			20	MHz	
		+VBD = 5 V			20		




Figure 1. Device Operation Timing Diagram






Figure 2. Serial Interface Timing Diagram for 12-Bit Devices (ADS7950/51/52/53)




Figure 3. Serial Interface Timing Diagram for 10-Bit Devices (ADS7954/55/56/57)




Figure 4. Serial Interface Timing Diagram for 8-Bit Devices (ADS7958/59/60/61)

# 7.10 Typical Characteristics (all ADS79xx Family Devices)






Figure 9. Supply Current vs Sample Rate



# 7.11 Typical Characteristics (12-Bit Devices Only)









Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves




Figure 27. Total Harmonic Distortion vs Free-Air

**Temperature** 

Figure 28. Spurious Free Dynamic Range vs Free-Air

**Temperature** 




Figure 29. Signal-to-Noise Ratio vs Input Frequency




Figure 30. Signal-to-Noise + Distortion vs Input Frequency




Figure 31. Total Harmonic Distortion vs Input Frequency




Figure 32. Spurious Free Dynamic Range vs Input Frequency




Figure 33. Signal-to-Noise + Distortion vs Input Frequency (Across Different Source Resistance Values)




Figure 34. Total Harmonic Distortion vs Input Frequency (Across Different Source Resistance Values)






Figure 35. Spurious Free Dynamic Range vs Input Frequency (Across Different Source Resistance Values)




Figure 36. Differential Nonlinearity Variation Across Channels




Figure 37. Integral Nonlinearity Variation Across Channels




Figure 38. Offset Error Variation Across Channels




Figure 39. Gain Error Variation Across Channels




Figure 40. Signal-to-Noise Ratio Variation Across Channels




Figure 41. Signal-to-Noise + Distortion Variation Across Channels




Figure 42. Crosstalk vs Input Frequency




Figure 43. Input Leakage Current vs Free-Air Temperature




Figure 44. Total Unadjusted Error (TUE Maximum)





Figure 45. Total Unadjusted Error (TUE Minimum)



# 7.12 Typical Characteristics (12-Bit Devices Only)





### 8 Detailed Description

#### 8.1 Overview

The ADS7950 to ADS7961 are 12/10/8-bit multichannel devices. Figure 1, Figure 2, Figure 3, and Figure 4 show device operation timing. Device operation is controlled with  $\overline{CS}$ , SCLK, and SDI. The device outputs its data on SDO.

Each frame begins with the falling edge of  $\overline{CS}$ . With the falling edge of  $\overline{CS}$ , the input signal from the selected channel is sampled, and the conversion process is initiated. The device outputs data while the conversion is in progress. The 16-bit data word contains a 4-bit channel address, followed by a 12-bit conversion result in MSB first format. There is an option to read the GPIO status instead of the channel address. (Refer to Table 1, Table 2, and Table 5 for more details.)

The device selects a new multiplexer channel on the second SCLK falling edge. The acquisition phase starts on the fourteenth SCLK rising edge. On the next  $\overline{\text{CS}}$  falling edge the acquisition phase will end, and the device starts a new frame.

The TSSOP packaged device has four *General Purpose IO* (GPIO) pins, QFN versions have only one GPIO. These four pins can be individually programmed as GPO or GPI. It is also possible to use them for preassigned functions, refer to  $\overline{\text{Table }11}$ . GPO data can be written into the device through the SDI line. The device refreshes the GPO data on the  $\overline{\text{CS}}$  falling edge as per the SDI data written in previous frame.

Similarly the device latches GPI status on the  $\overline{CS}$  falling edge and outputs the GPI data on the SDO line (if GPI read is enabled by writing DI04=1 in the previous frame) in the same frame starting with the  $\overline{CS}$  falling edge.

The falling edge of  $\overline{\text{CS}}$  clocks out DO-15 (first bit of the four bit channel address), and remaining address bits are clocked out on every falling edge of SCLK until the third falling edge. The conversion result MSB is clocked out on the 4th SCLK falling edge and LSB on the 15th/13th/11th falling edge respectively for 12/10/8-bit devices. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 16th falling edge of SCLK.

The device reads a sixteen bit word on the SDI pin while it outputs the data on the SDO pin. SDI data is latched on every rising edge of SCLK starting with the 1st clock as shown in Figure 2, Figure 3, and Figure 4.


CS can be asserted (pulled high) only after 16 clocks have elapsed.

The device has two (high and low) programmable alarm thresholds per channel. If the input crosses these limits; the device flags out an alarm on GPIO0/GPIO1 depending on the GPIO program register settings (refer to Table 11). The alarm is asserted (under the alarm conditions) on the 12th falling edge of SCLK in the same frame when a data conversion is in progress. The alarm output is reset on the 10th falling edge of SCLK in the next frame.

The device offers a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DI05 = 1 in the mode control register (refer to Table 1, Table 2, and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO in the case of the TSSOP packaged devices. GPIO3 can act as the  $\overline{PD}$  input (refer to Table 11, to assign this functionality to  $\overline{GPIO3}$ ). This is an asynchronous and active  $\overline{IOM}$  input. The device powers down instantaneously after  $\overline{GPIO3}$  ( $\overline{PD}$ ) = 0. The device will power up again on the  $\overline{CS}$  falling edge with DI05 = 0 in the mode control register and  $\overline{GPIO3}$  ( $\overline{PD}$ ) = 1.



#### 8.2 Functional Block Diagram



NOTE: n\* is number of channels (16,12,8, or 4) depending on the device from the ADS79xx product family.

NOTE: 4 number of GPIO are available in TSSOP package devices only, QFN package devices offer only one GPIO.

#### 8.3 Feature Description

#### 8.3.1 Reference

The ADS79xx can operate with an external 2.5-V  $\pm$  10-mV reference. A clean, low noise, well-decoupled reference voltage on the REF pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5025 can be used to drive this pin. A 10- $\mu$ F ceramic decoupling capacitor is required between the REF and GND pins of the converter. The capacitor should be placed as close as possible to the pins of the device.

#### 8.3.2 Power Saving

The ADS79xx devices offer a power-down feature to save power when not in use. There are two ways to power down the device. It can be powered down by writing DI05 = 1 in the Mode Control register (refer to Table 1, Table 2 and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO. GPIO3 can act as a  $\overline{PD}$  input (refer to Table 11, for assigning this functionality to GPIO3). This is an asynchronous and active low input. The device powers down instantaneously after GPIO3 ( $\overline{PD}$ ) = 0. The device will powerup again on the  $\overline{CS}$  falling edge while DI05 = 0 in the Mode Control register and GPIO3 ( $\overline{PD}$ ) = 1.

#### 8.4 Device Functional Modes

#### 8.4.1 Channel Sequencing Modes

There are three modes for channel sequencing, namely *Manual mode*, *Auto-1 mode*, *Auto-2 mode*. Mode selection is done by writing into the *control register* (refer to Table 1, Table 2, and Table 5). A new multiplexer channel is selected on the second falling edge of SCLK (as shown in Figure 1) in all three modes.

**Manual mode:** When configured to operate in Manual mode, the next channel to be selected is programmed in each frame and the device selects the programmed channel in the next frame. On powerup or after reset the default channel is 'Channel-0' and the device is in Manual mode.

**Auto-1 mode:** In this mode the device scans pre-programmed channels in ascending order. A new multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming the channel sequence. Table 3 and Table 4 show Auto-1 'program register' settings.



### **Device Functional Modes (continued)**

Once programmed the device retains 'program register' settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter the Auto-1 mode any number of times without disturbing 'program register' settings.

The Auto-1 program register is reset to FFFF/FF/F hex for the 16/12/8/4 channel devices respectively upon device powerup or reset; implying the device scans all channels in ascending order.

**Auto-2 mode:** In this mode the user can configure the program register to select the last channel in the scan sequence. The device scans all channels from channel 0 up to and including the last channel in ascending order. The multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming of the last channel in the sequence (multiplexer depth). Table 6 lists the 'Auto-2 prog' register settings for selection of the last channel in the sequence.

Once programmed the device retains program register settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter Auto-2 mode any number of times, without disturbing the 'program register' settings.

On powerup or reset the bits D9-D6 of the Auto-2 program register are reset to F/B/7/3 hex for the 16/12/8/4 channel devices respectively; implying the device scans all channels in ascending order.

### 8.4.2 Device Programming and Mode Control

The following section describes device programming and mode control. These devices feature two types of registers to configure and operate the devices in different modes. These registers are referred as 'Configuration Registers'. There are two types of 'Configuration Registers' namely 'Mode control registers' and 'Program registers'.

#### 8.4.2.1 Mode Control Register

A 'Mode control register' is configured to operate the device in one of three channel sequencing modes, namely Manual mode, Auto-1 Mode, Auto-2 Mode. It is also used to control user programmable features like range selection, device power-down control, GPIO read control, and writing output data into the GPIO.

#### 8.4.2.2 Program Registers


The 'Program registers' are used for device configuration settings and are typically programmed once on powerup or after device reset. There are different program registers such as 'Auto-1 mode programming' for pre-programming the channel sequence, 'Auto-2 mode programming' for selection of the last channel in the sequence, 'Alarm programming' for all 16 channels (or 12,8,4 channels depending on the device) and GPIO for individual pin configuration as GPI or GPO or a pre-assigned function.

#### 8.4.3 Device Power-Up Sequence

The device power-up sequence is shown in Figure 49. Manual mode is the default power-up channel sequencing mode and Channel-0 is the first channel by default. As explained previously, these devices offer Program Registers to configure user programmable features like GPIO, Alarm, and to pre-program the channel sequence for Auto modes. At 'power up or on reset' these registers are set to the default values listed in Table 1 to Table 11. TI recommends programming these registers on power up or after reset. Once configured; the device is ready to use in any of the three channel sequencing modes namely Manual, Auto-1, and Auto-2.



### **Device Functional Modes (continued)**



- (1) The device continues its operation in Manual mode channel 0 through out the programming sequence and outputs valid conversion results. It is possible to change channel, range, GPIO by inserting extra frames in between two programming blocks. It is also possible to bypass any programming block if the user does not intent to use that feature.
- (2) It is possible to reprogram the device at any time during operation, regardless of what mode the device is in. During programming the device continues its operation in whatever mode it is in and outputs valid data.

Figure 49. Device Power-Up Sequence

### 8.4.4 Operating in Manual Mode

The details regarding entering and running in Manual channel sequencing mode are illustrated in Figure 50. Table 1 lists the Mode Control Register settings for Manual mode in detail. There are no Program Registers for manual mode.



#### **Device Functional Modes (continued)**




Figure 50. Entering and Running in Manual Channel Sequencing Mode



SLAS605B - JUNE 2008 - REVISED JULY 2015

# **Device Functional Modes (continued)**

# **Table 1. Mode Control Register Settings for Manual Mode**

BITS	RESET STATE	LOGIC STATE	FUNCTION				
DI15-12	0001	0001	Selects Manual Mode				
DI11	0	1	Enables programming of	nables programming of bits DI06-00.			
		0	Device retains values of	DI06-00 from the previous fr	ame.		
DI10-07	0000		data represents the address of the next channel to be selected in the next frame. DI10: MSB and or example, 0000 represents channel- 0, 0001 represents channel-1 and so forth.				
DI06	0	0	Selects 2.5V i/p range (F	Range 1)			
		1	Selects 5V i/p range (Ra	ange 2)			
DI05	0	0	Device normal operation	(no powerdown)			
		1	Device powers down on	16th SCLK falling edge			
DI04	0	0	SDO outputs current charesult on DO1100.	annel address of the channel	on DO1512 followed by	y 12 bit conversion	
		1		h input and output) is mappe O00 represent 12-bit convers			
			DOI5	DOI4	DOI3	DOI2	
			GPIO3 <sup>(1)</sup>	GPIO2 <sup>(1)</sup>	GPIO1 <sup>(1)</sup>	GPIO0 <sup>(1)</sup>	
DI03-00	0000		PIO data for the channels configured as output. Device will ignore the data for the channel which is cinput. SDI bit and corresponding GPIO information is given below				
			DI03	DI02	DI01	DI00	
			GPIO3 <sup>(1)</sup>	GPIO2 <sup>(1)</sup>	GPIO1 <sup>(1)</sup>	GPIO0 <sup>(1)</sup>	

<sup>(1)</sup> GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.



#### 8.4.5 Operating in Auto-1 Mode

The details regarding entering and running in Auto-1 channel sequencing mode are illustrated in the flowchart in Figure 51. Table 2 lists the Mode Control Register settings for Auto-1 mode in detail.




Figure 51. Entering and Running in Auto-1 Channel Sequencing Mode




# Table 2. Mode Control Register Settings for Auto-1 Mode

BITS	RESET STATE	LOGIC STATE	FUNCTION				
DI15-12	0001	0010	Selects Auto-1 Mode				
DI11	0	1	Enables programming of	inables programming of bits DI10-00.			
		0	Device retains values of	DI10-00 from previous fram	e.		
DI10	0	1	The channel counter is r	eset to the lowest programn	ned channel in the Auto-1	Program Register	
		0	The channel counter inc	rements every conversion (N	No reset)		
DI09-07	000	xxx	Do not care				
DI06	0	0	Selects 2.5V i/p range (F	Range 1)			
		1	Selects 5V i/p range (Ra	ange 2)			
DI05	0	0	Device normal operation	(no powerdown)			
		1	Device powers down on	the 16th SCLK falling edge			
DI04	0	0	SDO outputs current charesult on DO1100.	annel address of the channe	l on DO1512 followed by	/ 12-bit conversion	
		1		h input and output) is mappe O00 represent 12-bit conver			
			DO15	DO14	DO13	DO12	
			GPIO3 <sup>(1)</sup>	GPIO2 <sup>(1)</sup>	GPIO1 <sup>(1)</sup>	GPIO0 <sup>(1)</sup>	
DI03-00	0000		or the channels configured as output. Device will ignore the data for the channel which is configured I bit and corresponding GPIO information is given below				
			DI03	DI02	DI01	DI00	
			GPIO3 <sup>(1)</sup>	GPIO2 <sup>(1)</sup>	GPIO1 <sup>(1)</sup>	GPIO0 <sup>(1)</sup>	

<sup>(1)</sup> GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.



The Auto-1 Program Register is programmed (once on powerup or <u>reset</u>) to pre-select the channels for the Auto-1 sequence. Auto-1 Program Register programming requires two  $\overline{CS}$  frames for complete programming. In the first  $\overline{CS}$  frame the device enters the Auto-1 register programming sequence and in the second frame it programs the Auto-1 Program Register. Refer to Table 2, Table 3, and Table 4 for complete details.



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 52. Auto-1 Register Programming Flowchart

Table 3. Program Register Settings for Auto-1 Mode

BITS	RESET STATE	LOGIC STATE	FUNCTION
FRAME 1			
DI15-12	NA	1000	Device enters Auto-1 program sequence. Device programming is done in the next frame.
DI11-00	NA	Do not care	
FRAME 2			
DI15-00	All 1s	1 (individual bit)	A particular channel is programmed to be selected in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; for example, DI15 $\rightarrow$ Ch15, DI14 $\rightarrow$ Ch14 DI00 $\rightarrow$ Ch00
		0 (individual bit)	A particular channel is programmed to be skipped in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; for example DI15 $\rightarrow$ Ch15, DI14 $\rightarrow$ Ch14 DI00 $\rightarrow$ Ch00

Table 4. Mapping of Channels to SDI Bits for 16,12,8,4 Channel Devices

Device <sup>(1)</sup>	SDI BITS															
	DI15	DI14	DI13	DI12	DI11	DI10	DI09	DI08	DI07	DI06	DI05	DI04	DI03	DI02	DI01	DI00
16 Chan	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
12 Chan	Х	Χ	Х	Χ	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
8 Chan	Х	Χ	Х	Χ	Χ	Х	Х	Χ	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
4 Chan	Х	Χ	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	1/0	1/0	1/0	1/0

(1) When operating in Auto-1 mode, the device only scans the channels programmed to be selected.



#### 8.4.6 Operating in Auto-2 Mode

The details regarding entering and running in Auto-2 channel sequencing mode are illustrated in Figure 53. Table 5 lists the Mode Control Register settings for Auto-2 mode in detail.




Figure 53. Entering and Running in Auto-2 Channel Sequencing Mode




Table 5. Mode Control Register Settings for Auto-2 Mode

BITS	RESET STATE	LOGIC STATE	FUNCTION							
DI15-12	0001	0011	Selects Auto-2 Mode							
DI11	0	1	Enables programming of bits DI10-00.							
		0	Device retains values of DI10-00 from the previous frame.							
DI10	0	1	Channel number is reset to Ch-00.							
		0	Channel counter increments every conversion.(No reset).							
DI09-07	000	xxx	Do not care							
DI06	0	0	Selects 2.5V i/p range (Range 1)							
		1	Selects 5V i/p range (Range 2)							
DI05	0	0	Device normal operation (no powerdown)							
		1	Device powers down on the 16th SCLK falling edge							
DI04	0	0	SDO outputs the current channel address of the channel on DO1512 followed by the 12-bit conversion result on DO1100.							
		1	GPIO3-GPIO0 data (both input and output) is mapped onto DO15-DO12 in the order shown below. Lower data bits DO11-DO00 represent the 12-bit conversion result of the current channel.							
			DO15	DO14	DO13	DO12				
			GPIO3 <sup>(1)</sup>	GPIO2 <sup>(1)</sup>	GPIO1 <sup>(1)</sup>	GPIO0 <sup>(1)</sup>				
DI03-00	0000	GPIO data for the channels configured as output. Device ignores data for the channel which is configured as input. SDI bit and corresponding GPIO information is given below								
			DI03	DI02	DI01	DI00				
			GPIO3 <sup>(1)</sup>	GPIO2 <sup>(1)</sup>	GPIO1 <sup>(1)</sup>	GPIO0 <sup>(1)</sup>				

<sup>(1)</sup> GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

The Auto-2 Program Register is programmed (once on powerup or reset) to pre-select the last channel (or sequence depth) in the Auto-2 sequence. Unlike Auto-1 Program Register programming, Auto-2 Program Register programming requires only 1  $\overline{\text{CS}}$  frame for complete programming. See Figure 54 and Table 6 for complete details.



NOTE: The device continues its operation in the selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 54. Auto-2 Register Programming Flowchart



#### Table 6. Program Register Settings for Auto-2 Mode

BITS	RESET STATE	LOGIC STATE	FUNCTION
DI15-12	NA	1001	Auto-2 program register is selected for programming
DI11-10	NA	Do not care	
DI09-06	NA	aaaa	This 4-bit data represents the address of the last channel in the scanning sequence. During device operation in Auto-2 mode, the channel counter starts at CH-00 and increments every frame until it equals "aaaa". The channel counter roles over to CH-00 in the next frame.
DI05-00	NA	Do not care	

### 8.4.7 Continued Operation in a Selected Mode

Once a device is programmed to operate in one of the modes, the user may want to continue operating in the same mode. Mode Control Register settings to continue operating in a selected mode are detailed in Table 7.

Table 7. Continued Operation in a Selected Mode

BITS	RESET STATE	LOGIC STATE	FUNCTION
DI15-12	0001	0000	The device continues to operate in the selected mode. In Auto-1 and Auto-2 modes the channel counter increments normally, whereas in the Manual mode it continues with the last selected channel. The device ignores data on DI11-DI00 and continues operating as per the previous settings. This feature is provided so that SDI can be held low when no changes are required in the Mode Control Register settings.
DI11-00	All '0'	Device igno	res these bits when DI15-12 is set to 0000 logic state

## 8.5 Programming

## 8.5.1 Digital Output

As discussed previously in *Overview*, the digital output of the ADS79xx devices is SPI compatible. The following tables list the output codes corresponding to various analog input voltages.

Table 8. Ideal Input Voltages for 12-Bit Devices and Output Codes for 12-Bit Devices (ADS7950/51/52/53)

DESC	RIPTION	ANALOG VALUE	DIGITAL	OUTPUT		
Full scale range	Range 1 $\rightarrow$ V <sub>ref</sub>	Range 2 $\rightarrow$ 2×V <sub>ref</sub>	STRAIGHT BINARY			
Least significant bit (LSB)	V <sub>ref</sub> /4096	2V <sub>ref</sub> /4096	BINARY CODE	HEX CODE		
Full scale	V <sub>ref</sub> – 1 LSB	2V <sub>ref</sub> – 1 LSB	1111 1111 1111	FFF		
Midscale	V <sub>ref</sub> /2	V <sub>ref</sub>	1000 0000 0000	800		
Midscale – 1 LSB	V <sub>ref</sub> /2 – 1 LSB	V <sub>ref</sub> – 1 LSB	0111 1111 1111	7FF		
Zero	0 V	0 V	0000 0000 0000	000		

Table 9. Ideal Input Voltages for 10-Bit Devices and Digital Output Codes for 10-Bit Devices (ADS7954/55/56/57)

DESCRI	PTION	ANALOG VALUE	DIGITAL OUTPUT			
Full scale range	Range 1 $\rightarrow$ V <sub>ref</sub>	Range 2 $\rightarrow$ 2×V <sub>ref</sub>	STRAIGHT BINARY			
Least significant bit (LSB)	V <sub>ref</sub> /1024	2V <sub>ref</sub> /1024	BINARY CODE	HEX CODE		
Full scale	V <sub>ref</sub> – 1 LSB	2V <sub>ref</sub> – 1 LSB	1111 1111 1111	3FF		
Midscale	V <sub>ref</sub> /2	V <sub>ref</sub>	1000 0000 0000	200		
Midscale – 1 LSB	V <sub>ref</sub> /2 – 1 LSB	V <sub>ref</sub> – 1 LSB	0111 1111 1111	1FF		
Zero	0 V	0 V	0000 0000 0000	000		

Table 10. Ideal Input Voltages for 10-Bit Devices and Digital Output Codes for 10-Bit Devices (ADS7954/55/56/57)

DESCRI	PTION	ANALOG VALUE	DIGITAL OUTPUT				
Full scale range	Range 1 $\rightarrow$ V <sub>ref</sub>	Range 2 $\rightarrow$ 2×V <sub>ref</sub>	STRAIGHT BINARY				
Least significant bit (LSB)	V <sub>ref</sub> /256	2V <sub>ref</sub> /256	BINARY CODE	HEX CODE			
Full scale	V <sub>ref</sub> – 1 LSB	2V <sub>ref</sub> – 1 LSB	1111 1111	FF			
Midscale	V <sub>ref</sub> /2	V <sub>ref</sub>	1000 0000	80			
Midscale – 1 LSB	V <sub>ref</sub> /2 – 1 LSB	V <sub>ref</sub> – 1 LSB	0111 1111	7F			
Zero	0 V	0 V	0000 0000	00			


### 8.5.2 GPIO Registers

#### **NOTE**

GPIO 1 to 3 are available only in TSSOP packaged devices. The QFN device offers 'GPIO 0' only. As a result, all references related to 'GPIO 0' only are valid in the case of QFN package devices.

The device has four General Purpose Input and Output (GPIO) pins. Each of the four pins can be independently programmed as General Purpose Output (GPO) or General Purpose Input (GPI). It is also possible to use the GPIOs for some pre-assigned functions (refer to Table 11 for details). GPO data can be written into the device through the SDI line. The device refreshes the GPO data on every  $\overline{CS}$  falling edge as per the SDI data written in the previous frame. Similarly, the device latches GPI status on the  $\overline{CS}$  falling edge and outputs it on SDO (if GPI is read enabled by writing DIO4 = 1 during the previous frame) in the same frame starting on the  $\overline{CS}$  falling edge.

The details regarding programming the GPIO registers are illustrated in the flowchart in Figure 55. Table 11 lists the details regarding GPIO Register programming settings.



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 55. GPIO Program Register Programming Flowchart



#### **Table 11. GPIO Program Register Settings**

BITS	RESET STATE	LOGIC STATE	FUNCTION
DI15-12	NA	0100	Device selects GPIO Program Registers for programming.
DI11-10	00	00	Do not program these bits to any logic state other than '00'
DI09	0	1	Device resets all registers in the next $\overline{\text{CS}}$ frame to the reset state shown in the corresponding tables (it also resets itself).
		0	Device normal operation
DI08	0	1	Device configures GPIO3 as the device power-down input.
		0	GPIO3 remains general purpose I or O. Program 0 for QFN packaged devices.
DI07	0	1	Device configures GPIO2 as device range input.
		0	GPIO2 remains general purpose I or O. Program 0 for QFN packaged devices.
DI06-04	000	000	GPIO1 and GPIO0 remain general purpose I or O. Valid setting for QFN packaged devices.
		xx1	Device configures GPIO0 as 'high or low' alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices.
		010	Device configures GPIO0 as high alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices.
		100	Device configures GPIO1 as low alarm output. This is an active high output. GPIO0 remains general purpose I or O. Setting not allowed for QFN packaged devices.
		110	Device configures GPIO1 as low alarm output and GPIO0 as a high alarm output. These are active high outputs. Setting not allowed for QFN packaged devices.
Note: The	e following s	ettings are	valid for GPIO which are not assigned a specific function through bits DI0804
DI03	0	1	GPIO3 pin is configured as general purpose output. Program 1 for QFN packaged devices.
		0	GPIO3 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.
DI02	0	1	GPIO2 pin is configured as general purpose output. Program 1 for QFN packaged devices.
		0	GPIO2 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.
DI01	0	1	GPIO1 pin is configured as general purpose output. Program 1 for QFN packaged devices.
		0	GPIO1 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.
DI00	0	1	GPIO0 pin is configured as general purpose output. Valid setting for QFN packaged devices.
		0	GPIO0 pin is configured as general purpose input. Valid setting for QFN packaged devices.

#### 8.5.3 Alarm Thresholds for GPIO Pins


Each channel has two alarm program registers, one for setting the high alarm threshold and the other for setting the low alarm threshold. For ease of programming, two alarm programming registers per channel, corresponding to four consecutive channels, are assembled into one group (a total eight registers). There are four such groups for 16 channel devices and 3/2/1 such groups for 12/8/4 channel devices respectively. The grouping of the various channels for each device in the ADS79xx family is listed in Table 12. The details regarding programming the alarm thresholds are illustrated in the flowchart in Figure 56. Table 13 lists the details regarding the Alarm Program Register settings.

Table 12. Grouping of Alarm Program Registers

GROUP NO.	REGISTERS	APPLICABLE FOR DEVICE
0	High and low alarm for channel 0, 1, 2, and 3	ADS795350, ADS795754, ADS796158
1	High and low alarm for channel 4, 5, 6, and 7	ADS795351, ADS795755, ADS796159
2	High and low alarm for channel 8, 9, 10, and 11	ADS7953 and 52, ADS7957 and 56, ADS7961 and 60
3	High and low alarm for channel 12, 13, 14, and 15	ADS7953, ADS7957, ADS7961

Each alarm group requires 9  $\overline{\text{CS}}$  frames for programming their respective alarm thresholds. In the first frame the device enters the programming sequence and in each subsequent frame it programs one of the registers from the group. The device offers a feature to program less than eight registers in one programming sequence. The device exits the alarm threshold programming sequence in the next frame after it encounters the first 'Exit Alarm Program' bit high.





NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 56. Alarm Program Register Programming Flowchart



## **Table 13. Alarm Program Register Settings**

	J. J										
BITS	RESET STATE	LOGIC STATE	FUNCTION								
FRAME 1											
DI15-12	NA	1100	Device enters 'alarm programming sequence' for group 0								
		1101	Device enters 'alarm programming sequence' for group 1								
		1110	Device enters 'alarm programming sequence' for group 2								
		1111	Device enters 'alarm programming sequence' for group 3								
Note: DI1: format.	5-12 = 11bb is the a	larm progra	mming request for group bb. Here 'bb' represents the alarm programming group number in binary								
DI11-14	NA	Do not car	re								
FRAME 2	AND ONWARDS	•									
DI15-14	NA	СС	Where "cc" represents the lower two bits of the channel number in binary format. The device programs the alarm for the channel represented by the binary number "bbcc". "bb" is programmed in the first frame.								
DI13	NA	1	High alarm register selection								
		0	Low alarm register selection								
DI12	NA	0	Continue alarm programming sequence in next frame								
		1	Exit Alarm Programming in the next frame. Note: If the alarm programming sequence is not terminated using this feature then the device will remain in the alarm programming sequence state and all SDI data will be treated as alarm thresholds.								
DI11-10	NA	xx	Do not care								
DI09-00	All ones for high alarm register and all zeros for low alarm register	word of th Alarm) or compared	t data represents the alarm threshold. The 10-bit alarm threshold is compared with the upper 10-bit to 12-bit conversion result. The device sets off an alarm when the conversion result is higher (High lower (Low Alarm) than this number. For 10-bit devices, all 10 bits of the conversion result are with the set threshold. For 8-bit devices, all 8 bits of the conversion result are compared with DI09 and DI00, 01 are 'do not care'.								



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 9.1 Application Information

In general applications, when the internal multiplexer is updated, the previously converted channel charge is stored in the 15-pF internal input capacitance that disturbs the voltage at the newly selected channel. This disturbance is expected to settle to 1 LSB during sampling (acquisition) time to avoid degrading converter performance. The initial absolute disturbance error at the channel input must be less than 0.5 V to prevent source current saturation or slewing that causes significantly long settling times. Fortunately, significantly reducing disturbance error is easy to accomplish by simply placing a large enough capacitor at the input of each channel. Specifically, with a 150-pF capacitor, instantaneous charge distribution keeps disturbance error less than 0.46 V because the internal input capacitance can only hold up to 75 pC (or 5 V × 15 pF). The remaining error must be corrected by the voltage source at each input, with impedance low enough to settle within 1 LSB. The following application examples explain the considerations for the input source impedance ( $R_{\rm SOURCE}$ ).

#### 9.1.1 Analog Input

The ADS79xx device family offers 12/10/8-bit ADCSs with 16/12/8/4 channel multiplexers for analog input. The multiplexer output is available on the MXO pin. AINP is the ADC input pin. The devices offers flexibility for a system designer as both signals are accessible externally.

Typically it is convenient to short MXO to the AINP pin so that signal input to each multiplexer channel can be processed independently. In this condition, TI recommends limiting source impedance to 50  $\Omega$  or less. Higher source impedance may affect the signal settling time after a multiplexer channel change. This condition can affect linearity and total harmonic distortion.



GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.

Figure 57. Typical Application Diagram Showing MXO Shorted to AINP



### **Application Information (continued)**

Another option is to add a common ADC driver buffer between the MXO and AINP pins. This relaxes the restriction on source impedance to a large extent. Refer to *Typical Characteristics (all ADS79xx Family Devices)* for the effect of source impedance on device performance. The typical characteristics show that the device has respectable performance with up to  $1k\Omega$  source impedance. This topology (including a common ADC driver) is useful when all channel signals are within the acceptable range of the ADC. In this case the user can save on signal conditioning circuit for each channel.




Figure 58. Typical Application Diagram Showing Common Buffer/PGA for All Channels

When the converter samples an input, the voltage difference between AINP and AGND is captured on the internal capacitor array. The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the ADS79xx charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. When the converter goes into hold mode, the input impedance is greater than  $1~\rm G\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the Ch0 .. Chn and AINP inputs should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications.

### Application Information (continued)





Figure 59. ADC and MUX Equivalent Circuit

### 9.2 Typical Applications

## 9.2.1 Unbuffered Multiplexer Output (MXO)

This application is the most typical application, but requires the lowest  $R_{SOURCE}$  for good performance. In this configuration, the 2xREF range allows larger source impedance than the 1xREF range because the 1xREF range LSB size is smaller, thus making it more sensitive to settling error.



A. A restriction on the source impedance exists.  $R_{SOURCE} \le 100~\Omega$  for the 1xREF 12-bit settling at 1 MSPS or  $R_{SOURCE} \le 250~\Omega$  for the 1xREF 12-bit settling at 1 MSPS .

Figure 60. Application Diagram for an Unbuffered MXO

#### 9.2.1.1 Design Requirements

The design is optimized to show the input source impedance ( $R_{SOURCE}$ ) from the 100  $\Omega$  to 10000  $\Omega$  required to meet the 1-LSB settling at 12-bit, 10-bit, and 8-bit resolutions at different throughput in 1xREF (2.5-V) and 2xREF (5-V) input ranges.

#### 9.2.1.2 Detailed Design Procedure

Although the required input source impedance can be estimated assuming a 0.5-V initial error and exponential recovery during sampling (acquisition) time, this estimation over-simplifies the complex interaction between the converter and source, thus yielding inaccurate estimates. Thus, this design uses an iterative approach with the converter itself to provide reliable impedance values.


To determine the actual maximum source impedance for a particular resolution and sampling rate, two subsequent channels are set at least 95% of the full-scale range apart. With a 1xREF range and 2.5  $V_{ref}$ , the channel difference is at least 2.375 V. With 2xREF and 2.5  $V_{ref}$ , the difference is at least 4.75 V. With a source impedance from 100  $\Omega$  to 10,000  $\Omega$ , the conversion runs at a constant rate and a channel update is issued that captures the first couple samples after the update. This process is repeated at least 100 times to remove any noise and to show a clear settling error. The first sample after the channel update is then compared against the second one. If the first and second samples are more than 1 LSB apart, throughput rate is reduced until the settling error becomes 1 LSB, which then sets the maximum throughput for the selected impedance. The whole process is repeated for nine different impedances from 100  $\Omega$  to 10000  $\Omega$ .



## **Typical Applications (continued)**

## 9.2.1.3 Application Curves

These curves show the  $R_{\text{SOURCE}}$  for an unbuffered MXO.









Figure 62. 1xREF Input Range Settling without an MXO Buffer



### Typical Applications (continued)

#### 9.2.2 OPA192 Buffered Multiplexer Output (MXO)

The use of a buffer relaxes the  $R_{SOURCE}$  requirements to an extent. Charge from the sample-and-hold capacitor no longer dominates as a residual charge from a previous channel. Although having good performance is possible with a larger impedance using the OPA192, the output capacitance of the MXO also holds the previous channel charge and cannot be isolated, which limits how large the input impedance can finally be for good performance. In this configuration, the 1xREF range allows slightly higher impedance because the OPA192 (20 V/ $\mu$ s) slews approximately 2.5 V in contrast to the 2xREF range that requires the OPA192 to slew approximately 5 V.



A. Restriction on the source impedance exists.  $R_{(SOURCE)} \le 500 \Omega$  for a 12-bit settling at 1 MSPS with both 1xREF and 2xREF ranges.

Figure 63. Application Diagram for an OPA192 Buffered MXO

### 9.2.2.1 Design Requirements

The design is optimized to show the input source impedance ( $R_{SOURCE}$ ) from the 100  $\Omega$  to 10000  $\Omega$  required to meet a 1-LSB settling at 12-bit, 10-bit, and 8-bit resolutions at different throughput in 1xREF (2.5 V) and 2xREF (5 V) input ranges.

#### 9.2.2.2 Detailed Design Procedure

The design procedure is similar to the unbuffered-MXO application, but includes an operation amplifier in unity gain as a buffer. The most important parameter for multiplexer buffering is slew rate. The amplifier must finish slewing before the start of sampling (acquisition) to keep the buffer operating in small-signal mode during sampling (acquisition) time. Also, between the buffer output and converter input (INP), there must be a capacitor large enough to keep the buffer in small-signal operation during sampling (acquisition) time. Because 150 pF is large enough to protect the buffer form hold charge from internal capacitors, this value selected along with the lowest impedance that allows the op amp to remain stable.


The converter allows the MXO to settle approximately 600 ns before sampling. During this time, the buffer slews and then enters small-signal operation. For a 5-V step change, slew rate stays constant during the first 4 V. The last 1 V includes a transition from slewing and non-slewing. Thus, the buffer cannot be assumed to keep a constant slew during the 600 ns available for MXO settling. Assuming that the last 1-V slew is reduced to half is recommended. For this reason, slew is 10 V/ $\mu$ s or (5 V<sub>ref</sub> + 1 V) / 0.6  $\mu$ s to account for the 1-V slow slew. The OPA192 has a 20-V/us slew, and is capable of driving 150 pF with more than a 50° phase margin with a 50- $\Omega$  or 100- $\Omega$  R<sub>iso,</sub> making the OPA192 an ideal selection for the ADS79xx-Q1 family of converters.



### **Typical Applications (continued)**

### 9.2.2.3 Application Curves

These curves show the R<sub>SOURCE</sub> for an OPA192 buffered MXO.



## 10 Power Supply Recommendations

The devices are designed to operate from an analog supply voltage  $(V_{(+VA)})$  range from 2.7 V to 5.25 V and a digital supply voltage  $(V_{(+VBD)})$  range from 1.7 V to 5.25 V. Both supplies must be well regulated. The analog supply is always greater than or equal to the digital supply. A 1- $\mu$ F ceramic decoupling capacitor is required at each supply pin and must be placed as close as possible to the device.



## 11 Layout

### 11.1 Layout Guidelines

- A copper fill area underneath the device ties the AGND, BDGND, AINM, and REFM pins together. This copper fill area must also be connected to the analog ground plane of the PCB using at least four vias.
- The power sources must be clean and properly decoupled by placing a capacitor close to each of the three supply pins, as shown in Figure 66. To minimize ground inductance, ensure that each capacitor ground pin is connected to a grounding via by a very short and thick trace.
- The REFP pin requires a 10-µF ceramic capacitor to meet performance specifications. Place the capacitor directly next to the device. This capacitor ground pin must be routed to the REFM pin by a very short trace, as shown in Figure 66.
- Do not place any vias between a capacitor pin and a device pin.

#### NOTE

The full-power bandwidth of the converter makes the ADC sensitive to high frequencies in digital lines. Organize components in the PCB by keeping digital lines apart from the analog signal paths. This design configuration is critical to minimize crosstalk. For example, in Figure 66, input drivers are expected to be on the left of the converter and the microcontroller on the right.

## 11.2 Layout Example




Figure 66. Recommended Layout



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- REF5025 Data Sheet, SBOS410
- OPA192 Data Sheet, SBOS620

#### 12.2 Related Links

The following below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**TECHNICAL** TOOLS & **SUPPORT &** PRODUCT FOLDER **PARTS SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY ADS7950-Q1 Click here Click here Click here Click here Click here ADS7951-Q1 Click here Click here Click here Click here Click here ADS7952-Q1 Click here Click here Click here Click here Click here ADS7953-Q1 Click here Click here Click here Click here Click here ADS7954-Q1 Click here Click here Click here Click here Click here ADS7956-Q1 Click here Click here Click here Click here Click here ADS7957-Q1 Click here Click here Click here Click here Click here ADS7958-Q1 Click here Click here Click here Click here Click here ADS7959-Q1 Click here Click here Click here Click here Click here Click here ADS7960-Q1 Click here Click here Click here Click here ADS7961-Q1 Click here Click here Click here Click here Click here

Table 14. Related Links

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





14-Jul-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS7950SBDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950 B	Samples
ADS7950SBDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950 B	Samples
ADS7950SBDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950 B	Samples
ADS7950SBRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7950 B	Samples
ADS7950SBRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7950 B	Samples
ADS7950SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950	Samples
ADS7950SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950	Samples
ADS7950SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950	Samples
ADS7950SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7950	Samples
ADS7950SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7950	Samples
ADS7950SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7950	Samples
ADS7951SBDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7951 B	Samples
ADS7951SBDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7951 B	Samples
ADS7951SBDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7951 B	Samples
ADS7951SBRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS 7951 B	Samples
ADS7951SBRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS 7951	Samples



www.ti.com

14-Jul-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Diawing		Qty	(2)	(6)	(3)		(4/5) B	
ADS7951SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7951	Sample
ADS7951SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7951	Sample
ADS7951SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7951	Sampl
ADS7951SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS 7951	Sampl
ADS7951SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS 7951	Sampl
ADS7952SBDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7952 B	Sampl
ADS7952SBDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7952 B	Samp
ADS7952SBDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7952 B	Samp
ADS7952SBRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7952 B	Samp
ADS7952SBRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7952 B	Samp
ADS7952SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7952	Samp
ADS7952SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7952	Samp
ADS7952SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7952	Samp
ADS7952SRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7952	Samp
ADS7952SRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7952	Samp
ADS7953SBDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7953 B	Samp
ADS7953SBDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7953 B	Samp



14-Jul-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
ADS7953SBDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7953 B	Samp
ADS7953SBRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7953 B	Samp
ADS7953SBRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7953 B	Samp
ADS7953SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7953	Samp
ADS7953SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7953	Samp
ADS7953SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7953	Samj
ADS7953SRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7953	Sam
ADS7953SRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7953	Sam
ADS7954SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7954	Sam
ADS7954SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7954	Sam
ADS7954SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7954	Sam
ADS7954SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7954	Sam
ADS7955SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7955	Sam
ADS7955SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7955	Sam
ADS7955SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7955	Sam
ADS7955SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7955	Sam
ADS7955SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7955	Sam



14-Jul-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
ADS7956SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7956	Samp
ADS7956SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7956	Samp
ADS7956SRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7956	Samp
ADS7956SRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7956	Samj
ADS7957SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7957	Sam
ADS7957SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7957	Sam
ADS7957SRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7957	Sam
ADS7957SRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7957	Sam
ADS7958SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7958	Sam
ADS7958SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7958	Sam
ADS7958SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7958	Sam
ADS7958SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7958	Sam
ADS7958SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7958	Sam
ADS7959SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7959	Sam
ADS7959SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7959	Sam
ADS7959SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7959	Sam
ADS7959SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7959	Sam
ADS7959SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7959	Sam



## PACKAGE OPTION ADDENDUM

14-Jul-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7960SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7960	Samples
ADS7960SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7960	Samples
ADS7960SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7960	Samples
ADS7960SRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7960	Samples
ADS7960SRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7960	Samples
ADS7961SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7961	Samples
ADS7961SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7961	Samples
ADS7961SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7961	Samples
ADS7961SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS7961	Samples
ADS7961SRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7961	Samples
ADS7961SRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 7961	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

14-Jul-2015

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ADS7950, ADS7951, ADS7952, ADS7953, ADS7954, ADS7955, ADS7956, ADS7957, ADS7958, ADS7959, ADS7959, ADS7960, ADS7961;

Automotive: ADS7950-Q1, ADS7951-Q1, ADS7952-Q1, ADS7953-Q1, ADS7954-Q1, ADS7955-Q1, ADS7956-Q1, ADS7957-Q1, ADS7958-Q1, ADS7959-Q1, ADS7960-Q1, ADS7961-Q1

#### NOTE: Qualified Version Definitions:

Automotive - Q100 devices gualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2015

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7950SBDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7950SBRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7950SBRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7950SDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7950SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7950SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7951SBDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7951SBRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7951SBRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7951SDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7951SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7951SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7952SBDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7952SBRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7952SBRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7952SDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7952SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7952SRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2




## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2015

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7953SBDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7953SBRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7953SBRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7953SDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7953SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7953SRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7954SDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7954SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7954SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7955SDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7955SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7955SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7956SDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7956SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7956SRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7957SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7957SRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7958SDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7958SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7958SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7959SDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
ADS7959SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7959SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS7960SDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7960SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7960SRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7961SDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS7961SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS7961SRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com 14-Jul-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7950SBDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7950SBRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7950SBRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7950SDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7950SRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7950SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7951SBDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7951SBRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7951SBRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7951SDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7951SRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7951SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7952SBDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7952SBRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7952SBRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7952SDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7952SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7952SRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7953SBDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7953SBRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2015

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7953SBRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7953SDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7953SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7953SRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7954SDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7954SRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7954SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7955SDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7955SRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7955SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7956SDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7956SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7956SRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7957SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7957SRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7958SDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7958SRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7958SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7959SDBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0
ADS7959SRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS7959SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS7960SDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7960SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7960SRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS7961SDBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
ADS7961SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
ADS7961SRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

DBT (R-PDSO-G30)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153.



DBT (R-PDSO-G38)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153.



# DBT (R-PDSO-G38)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206344-5/AK 08/15

NOTES: A. All linear dimensions are in millimeters



## RGE (S-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



## RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RHB (S-PVQFN-N32)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206356-3/AC 05/15

NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity