# Intro to CUDA: GPU Architectures

Dr Paul Richmond

Institute of Computing for Climate Science (ICCS)

https://iccs.cam.ac.uk/





☐Introduction to GPU Performance
☐Parallelism and Micro-processor Design
□CPUs vs GPUs
☐GPU Hardware and Accelerated Systems Design
☐Programming GPUs





Marketing Perspective 16 13.4 TeraFLOPS 14 TFlops Single Precision (FP32) 6 ~40 GigaFLOPS

RTX 2080 Ti(4532 cores)

1 CPU Core

4.9 hours *CPU* time vs.


#### 1 minute GPU time







# Reality



# The problem with 100x speedups

- ☐GPU is **not** magic
- ☐GPU and CPU Optimisation is not easy
- ☐GPUs done right
  - □~5-10x speedup of memory bound HPC applications
  - ☐ More energy efficiency for HPC
  - ☐ Utilisation of readily available desktop performance
  - ☐Performance portability




☐ Introduction to GPU Performance
☐Parallelism and Micro-processor Design
□CPUs vs GPUs
☐GPU Hardware and Accelerated Systems Design
☐Programming GPUs





### Ubiquity of Parallelism




- Parallel computing is already here, and it is here to stay
- Trend is **increasing numbers** of simpler lower-power cores





# Transistors != performance

- ☐ Moores Law: A doubling of transistors every couple of years
   ☐ Not a law actually an observation
   ☐ Doesn't actually say anything about performance
- ☐ Future of Moore's Law
  - ☐ Moore's law is dead!
  - ☐ A bright future for Moore's Law







# Dennard Scaling

"As transistors get smaller their power density stays constant"


Power = Frequency x Voltage<sup>2</sup>

- ☐ Performance improvements for CPUs traditionally realised by increasing frequency
- ☐ Decrease voltage to maintain a steady power
  - □Only works so far
- □Increase Power
  - ☐ Disastrous implications for cooling





#### Instruction Level Parallelism




- ☐ Transistors used to build more complex architectures
- ☐ Use pipelining to overlap instruction execution






#### Instruction Level Parallelism




- ☐ Transistors used to build more complex architectures
- ☐ Use pipelining to overlap instruction execution







#### Golden Era of Performance




- ☐ 90s saw great improvements to single CPU performance
  - ☐ 1980s to 2002: 100% performance increase every 2 years
  - □2002 to now: ~40% every 2 years





# Why More Cores?

Speedup (S) = 
$$\frac{1}{\frac{P}{N} - (1 - P)}$$



- ☐ Partial parallelism does not solve the problem (Amdahl's law)
- ☐ Use extra transistors for multi/many core parallelism
  - ☐ More operations per clock cycle
  - ☐ Power can be kept low
  - ☐ Processor designs can be simple shorter pipelines (RISC)
- ☐Introduces software constraints....





☐ Introduction to GPU Performance
☐Parallelism and Micro-processor Design
□CPUs vs GPUs
☐GPU Hardware and Accelerated Systems Design
☐Programming GPUs







# GPUs and Many Core Designs

- ☐ Take the idea of multiple cores to the extreme (many cores)
- ☐ Dedicate more die space to compute
  - ☐ At the expense of branch prediction, out of order execution, etc.
- ☐ Simple, Lower Power and Highly Parallel
  - ☐ Very effective for HPC and ML applications





From GTC 2022 Keynote Talk, NVIDIA CEO Jensen Huang



# Latency vs. Throughput

- □Latency: The time required to perform some action□Measured in units of time□Throughput: The number of actions executed per unit of time
  - ☐ Measured in units of what is produced
- □E.g. An assembly line manufactures GPUs. It takes 8 hours to manufacture a GPU but the assembly line can manufacture 100 GPUs per day.





#### CPU vs GPU

- **□**CPU
  - ☐ Latency oriented
  - □Optimised for serial code performance
  - ☐Good for single complex tasks
- **□**GPU
  - ☐ Throughput oriented
  - ☐ Massively parallel architecture
  - □Optimised for performing many similar tasks simultaneously (data parallel)











#### CPU vs GPU



- □ Large Cache
  □ Hide long latency memory access
  □ Powerful Arithmetic Logical Unit
  (ALU)
- ☐ Low Operation Latency
  - ☐ Branch prediction etc.

□ Complex Control mechanisms



- ☐Small cache
  - ☐ But faster memory throughput
- ☐ Energy efficient ALUs
  - ☐ Long latency but high throughput
- ☐Simple control
  - ☐ No branch prediction




☐ Introduction to GPU Performance
☐Parallelism and Micro-processor Design
□CPUs vs GPUs
☐GPU Hardware and Accelerated Systems Design
☐Programming GPUs





#### Simplistic (NVIDIA) GPU Hardware Model



- NVIDIA GPUs have a 2-level hierarchy
  - ☐ Each Streaming
    Multiprocessor (SM) has
    multiple vector (CUDA)
    cores
  - ☐ The number of SMs varies across different hardware implementations
  - ☐ The design of SMs varies between GPU families
  - ☐ The number of cores per SM varies between GPU families





#### NVIDIA vs AMD vs Intel GPUs

				Edd for Date	Q123
				ted Discontinuance 😨	Jan 2026
				nty Period 🝞	3 yrs
Form Factor	H100 SXM			anditions ?	Server/Enterprise
FP64	34 teraFLOPS			26	Artificial Intelligence, High Performance Computing
FP64 Tensor Core	67 teraFLOPS			Specifications	
FP32	67 teraFLOPS	NATION OF THE PROPERTY OF THE		es es	128
FF32	or terariors			acing Units	128
TF32 Tensor Core	989 teraFLOPS*			K <sup>o</sup> Matrix Extensions (Intel® XMX) Engines	1024
BFLOAT16 Tensor Core	1,979 teraFLOPS			tor Engines	1024
				ics Max Dynamic Clock	1600 MHz
FP16 Tensor Core	1,979 teraFLOPS			ics Base Clock	900 MHz
FP8 Tensor Core	3,958 teraFLOPS			X° Link Maximum Frequency	53 Gbps
	0.050.7000*				600 W
INT8 Tensor Core	3,958 TOPS*			press Configurations ‡ ?	Gen 5 x16
GPU memory	80GB			10	0x0BD5
GPU memory bandwidth	3.35TB/s		***	MYCoy EID MYCoy	
Decoders	7 NVDEC 7 JPEG	7 JPEG	CRAY CRAY CRAY	RIDGE Lat pratory	
Max thermal design power (TDP)	Up to 700W (configurable)	300-350W (configurable)		ARTIM NT OF EF GY	
Multi-Instance GPUs	Up to 7 MIGS	6 @ 10GB each			
Form factor	SXM	PCIe Dual-slot air-cooled	Hev lett I Enterpris	Pac kard e	
Interconnect	NVLink: 900GB/s PCle Gen5: 128GB/s	NVLINK: 600GB/s PCIe Gen5: 128GB/s	AMI		
Sever ation	NVID XX Part ind NVIDIA-0 rtified Syst ms with 4 d 8 PUs NV DIA D X H DOL ith 8 GH is	Partner and NVIDIA-Certified Systems with 1–8 GPUs	AMI		0
	PUS NV DIA DOX" HIDO Tith 8 GA Is	• • •			
NVIDIA AI Enterprise	Add-on	Included		Features	
				H.264 Hardware Encode/Decode	No

Essentials

Product Collection

Marketing Status

Launch Date 🔞

Export specifications

Intel® Data Center GPU Max Series

Products formerly Ponte Vecchio


Xe-HPC

Launched

Q1'23

# Accelerated Systems

- □CPUs and GPUs are used together
  - ☐GPUs cannot be used instead of CPUs
  - ☐GPUs perform compute heavy parts
- □ Communication is via a link
  - ☐PCle 5.0: 128 GB/sec throughput
  - □Specialist P2P Links/Switch: e.g. NVLINK(v5 for H100): 900GB/sec








# Multi GPU Systems

- ☐ Can have multiple CPUs and Accelerators within each "Shared Memory Node"
  - □CPUs share physical memory but accelerators do not!







#### GPU Workstation


- ☐ For example 2 multi core CPUs + 4 GPUS
- ☐ Make sure your case and power supply are upto the job!







# Accelerated Supercomputers










#### HPC Observations

- Improvements at individual computer node level are greatest
  - ☐ Better parallelism
  - ☐ Hybrid processing
  - □3D fabrication
- □ Communication costs are increasing
  - ☐ Memory per core is reducing
- ☐Throughput > Latency



http://sc16.supercomputing.org/2016/10/07/sc16-invited-talk-spotlight-dr-john-d-mccalpin-presents-memory-bandwidth-system-balance-hpc-systems/






□ Programming GPUs
☐GPU Hardware and Accelerated Systems Design
□CPUs vs GPUs
☐Parallelism and Micro-processor Design
☐Introduction to GPU Performance





# The Graphics Pipeline



Source: NVidia Cg Users Manual





#### **GPGPU**

□General Purpose computation on Graphics Hardware
□First termed by Mark Harris (NVIDIA) in 2002
□Recognised the use of GPUs for non graphics applications
□Requires mapping a problem into graphics concepts
□Data into textures (images)
□Computation into shaders
□Later unified processors were used rather than fixed stages
□2006: GeForce 8 series







#### Unified Processors and CUDA

□ Compute Unified Device Architecture (CUDA)
□ First released in 2006/7
□ Targeted new bread of unified "streaming multiprocessors"
□ C like programming for GPUs
□ No computer graphics: General purpose programming model
□ Revolutionised GPU programming for general purpose use








#### Level of Control vs Portability

☐Trade off between ☐ Ease of Use ☐ Level of Control ☐ Portability ☐ Libraries and APIs □Abstract GPU □ Accelerated standard languages, ☐ Easy to use but restricted control ☐ Incremental Portable Optimisation (Directives) ☐ More control over data movement and HOW to parallelise ☐ Increased portability ☐ Platform Specialisation Languages □ Lowest level of control (and difficulty) □ Need architectural awareness











#### Standard Language Parallelism (Fortran)





#### Standard Language Parallelism (Fortran)





### Directive based GPU programming

□GPU Accelerated Directives (OpenACC)
□Helps compiler auto generate code for the GPU
□Very similar to OpenMP
□Pros: Performance portability, limited understanding of hardware required
□Cons: Limited fine grained control of optimisation
□OpenMP 4.0
□GPU offload for parallelism

□ Cons: Difficult to obtain high performance or use cutting edge features

```
#pragma omp target data map (to: c[0:N], b[0:N]) map(tofrom: a[0:N])
#pragma omp target teams distribute parallel for
for (j=0; j<N; j++){
    a[j] = b[j]+scalar*c[j];
}</pre>
```


□ Pros: Platform and hardware independent, write once





#### ROCm and HIP

- □Radeon Open Compute (ROCm)
  - □Platform and runtime for Gpu compute
  - □AMD open equivalent of CUDA
- ☐ Heterogeneous-Compute Interface for Portability (HIP)
  - □C++ interface
  - ☐One to one replacement for CUDA
  - ☐HIP source to source conversion tools
- □ Pros: Can run on AMD and NVIDIA GPU hardware
- □ Cons: Subset of the CUDA language








### OpenCL and SYCL

- □OpenCL: Multiple architecture support (CPUs/GPUs/FPGA)
  - □Lower level than CUDA
  - □Portability diminished if code is "targeted"
- □SYCL: Based on modern C++ (C++17)
  - □Performance portable

**Custom Hardware** 

□Implementations supported by different vendors (e.g. hipSYCL)



https://www.khronos.org/sycl/





### Why a course on CUDA?

- ☐ Excellent support and documentation
- ☐ Readily available hardware (supported on consumer GPUs)
- ☐ Hardware knowledge help in understanding GPU performance at high levels of abstraction
- ☐ Programming concepts map easily to other approaches (e.g. HIP)





### Summary

- ☐GPUs are better suited to parallel tasks than CPUs
- ☐Accelerators are typically not used alone, but work in tandem with CPUs
- ☐GPU hardware is constantly evolving
- ☐GPU accelerated systems scale from simple workstations to largescale supercomputers
- ☐ Many approaches to GPU programming each with trade off



