




REF Decoupling




Mode Pin Settings




ADC




Linear Reg ADC Power



Chip Settings



Sheet Inputs



Title		
Size B	Number	Revision
Date: 12/06/2025	Sheet of	
File: C:\Users\...ADC.SchDoc	Drawn By:	

A




C




Title		
Size A	Number	Revision
Date:	12/06/2025	Sheet of
File:	C:\Users\...\Connections and Programming	Drawn By:

Level Shifter



Input ESD Protection



12.2 Layout Example







Figure 12. Layout Example





Title		
Size	Number	Revision
B		
Date:	12/06/2025	Sheet of
File:	C:\Users\...\LogicAnalyzer.SchDoc	Drawn By:




Title		
Size	Number	Revision
B		
Date:	12/06/2025	Sheet of
File:	C:\Users\micro\SchDoc	Drawn By:




Negative Opamp Supply






3V3 Supply



Title		
Size	Number	Revision
A		
Date:	12/06/2025	Sheet of
File:	C:\Users\...\Power.SchDoc	Drawn By:



Signal Attenuation



Title		
Size B	Number	Revision
Date:	12/06/2025	Sheet of
File:	C:\Users\...Signal Attenuation.SchDoc	Drawn By: