
cipo
spi_controller:u_ctrl
cipo
clk
clr_n
parallel_in[7..0]
parallel_load
peripheral_sel
start
busy
copi
cs_n[1..0]
done
parallel_out[7..0]
sclk
busy
copi
cs_n[1..0]
done
ctrl_out[7..0]
sclk
clk
clr_n
ctrl_in[7..0]
ctrl_load
peripheral_sel
start
cipo~0
cipo~1
1'h0
spi_peripheral:u_per1
clk
clr_n
copi
cs_n
parallel_in[7..0]
parallel_load
sclk
cipo
parallel_out[7..0]
rx_valid
p1_out[7..0]
p1_rx_valid
p1_in[7..0]
p1_load
spi_peripheral:u_per0
clk
clr_n
copi
cs_n
parallel_in[7..0]
parallel_load
sclk
cipo
parallel_out[7..0]
rx_valid
p0_out[7..0]
p0_rx_valid
p0_in[7..0]
p0_load