
7
serial_out
shift_reg[7..0]
D
CLK
Q
ENA
8'h0
SCLR
CLRN
clk
clk_inh
clr_n
shift_load_n
shift_reg~[7..0]
0:6
0
1
serial_in
parallel_in[7..0]